Gal20v8

Transcript

Specifications GAL20V8 GAL20V8 High Performance E2CMOS PLD Generic Array Logic™ FUNCTIONAL BLOCK DIAGRAM FEATURES ® • HIGH PERFORMANCE E CMOS TECHNOLOGY — 5 ns Maximum Propagation Delay — Fmax = 166 MHz — 4 ns Maximum from Clock Input to Data Output — UltraMOS® Advanced CMOS Technology I/CLK I IMUX I • 50% to 75% REDUCTION IN POWER FROM BIPOLAR — 75mA Typ Icc on Low Power Device — 45mA Typ Icc on Quarter Power Device I • ACTIVE PULL-UPS ON ALL PINS I CLK PROGRAMMABLE AND-ARRAY (64 X 40) 2 2 • E CELL TECHNOLOGY — Reconfigurable Logic — Reprogrammable Cells — 100% Tested/Guaranteed 100% Yields — High Speed Electrical Erasure (<100ms) — 20 Year Data Retention I I • EIGHT OUTPUT LOGIC MACROCELLS — Maximum Flexibility for Complex Logic Designs — Programmable Output Polarity — Also Emulates 24-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility I 8 OLMC 8 OLMC 8 OLMC 8 OLMC 8 OLMC 8 OLMC I/O/Q I/O/Q I/O/Q I/O/Q I/O/Q I/O/Q I • PRELOAD AND POWER-ON RESET OF ALL REGISTERS — 100% Functional Testability • APPLICATIONS INCLUDE: — DMA Control — State Machine Control — High Speed Graphics Processing — Standard Logic Speed Upgrade 8 OLMC I/O/Q 8 I/O/Q I I OLMC OE I I IMUX • ELECTRONIC SIGNATURE FOR IDENTIFICATION I/OE PIN CONFIGURATION DESCRIPTION The GAL20V8C, at 5ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently. DIP PLCC 4 I 2 28 5 26 25 7 23 GAL20V8 NC I 9 Top View 21 I 11 I I/O/Q GAL 20V8 I/O/Q I/O/Q I/O/Q I I/O/Q I NC I I/O/Q I I/O/Q I I/O/Q I I/O/Q I/O/Q 6 18 I/O/Q I/O/Q I/O/Q 19 18 16 NC 14 I I 12 I/OE I Vcc I I I/O/Q I/O/Q GND Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor guarantees 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are guaranteed. 24 I I I 1 I I/O/Q I Vcc I/CLK NC I The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20V8 are the PAL architectures listed in the table of the macrocell description section. GAL20V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility. I I/CLK I I GND 12 13 I/OE Copyright © 1996 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com 20v8_01 1 1996 Data Book 1996 Data Book Specifications GAL20V8 GAL20V8 ORDERING INFORMATION Commercial Grade Specifications Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) 5 3 4 115 GAL20V8C-5LJ 28-Lead PLCC 7.5 7 5 115 GAL20V8C-7LJ 28-Lead PLCC 115 GAL20V8B-7LP 24-Pin Plastic DIP 115 GAL20V8B-7LJ 28-Lead PLCC 115 GAL20V8C-10LJ 28-Lead PLCC 115 GAL20V8B-10LP 24-Pin Plastic DIP 115 GAL20V8B-10LJ 28-Lead PLCC 55 GAL20V8B-15QP 24-Pin Plastic DIP 55 GAL20V8B-15QJ 28-Lead PLCC 10 15 25 10 12 15 7 10 12 Ordering # Package 90 GAL20V8B-15LP 24-Pin Plastic DIP 90 GAL20V8B-15LJ 28-Lead PLCC 55 GAL20V8B-25QP 24-Pin Plastic DIP 55 GAL20V8B-25QJ 28-Lead PLCC 90 GAL20V8B-25LP 24-Pin Plastic DIP 90 GAL20V8B-25LJ 28-Lead PLCC Industrial Grade Specifications Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) 10 10 7 130 GAL20V8C-10LJI 28-Lead PLCC 130 GAL20V8B-10LPI 24-Pin Plastic DIP 130 GAL20V8B-10LJI 28-Lead PLCC 130 GAL20V8B-15LPI 24-Pin Plastic DIP 130 GAL20V8B-15LJI 28-Lead PLCC 65 GAL20V8B-20QPI 24-Pin Plastic DIP 65 GAL20V8B-20QJI 28-Lead PLCC 65 GAL20V8B-25QPI 24-Pin Plastic DIP 15 20 25 12 13 15 10 11 12 Ordering # Package 65 GAL20V8B-25QJI 28-Lead PLCC 130 GAL20V8B-25LPI 24-Pin Plastic DIP 130 GAL20V8B-25LJI 28-Lead PLCC PART NUMBER DESCRIPTION XXXXXXXX _ XX X X X GAL20V8C Device Name GAL20V8B Grade Speed (ns) L = Low Power Power Q = Quarter Power Blank = Commercial I = Industrial Package P = Plastic DIP J = PLCC 2 1996 Data Book Specifications GAL20V8 OUTPUT LOGIC MACROCELL (OLMC) The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user. There are three global OLMC configuration modes possible: simple, complex, and registered. Details of each of these modes is illustrated in the following pages. Two global bits, SYN and AC0, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL20V8 . The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits. The following is a list of the PAL architectures that the GAL20V8 can emulate. It also shows the OLMC mode under which the devices emulate the PAL architecture. PAL Architectures Emulated by GAL20V8 GAL20V8 Global OLMC Mode 20R8 20R6 20R4 20RP8 20RP6 20RP4 Registered Registered Registered Registered Registered Registered 20L8 20H8 20P8 Complex Complex Complex 14L8 16L6 18L4 20L2 14H8 16H6 18H4 20H2 14P8 16P6 18P4 20P2 Simple Simple Simple Simple Simple Simple Simple Simple Simple Simple Simple Simple COMPILER SUPPORT FOR OLMC Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals. In registered mode pin 1 and pin 13 (DIP pinout) are permanently configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode. In complex mode pin 1 and pin 13 become dedicated inputs and use the feedback paths of pin 22 and pin 15 respectively. Because of this feedback path usage, pin 22 and pin 15 do not have the feedback option in this mode. In simple mode all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins ( pins 18 and 19) will not have the feedback option as these pins are always configured as dedicated combinatorial output. When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. ABEL CUPL LOG/iC OrCAD-PLD PLDesigner TANGO-PLD Registered Complex Simple Auto Mode Select P20V8R G20V8MS GAL20V8_R "Registered"1 P20V8R2 G20V8R P20V8C G20V8MA GAL20V8_C7 "Complex"1 P20V8C2 G20V8C P20V8AS G20V8AS GAL20V8_C8 "Simple"1 P20V8C2 G20V8AS3 P20V8 G20V8 GAL20V8 GAL20V8A P20V8A G20V8 1) Used with Configuration keyword. 2) Prior to Version 2.0 support. 3) Supported on Version 1.20 or later. 3 1996 Data Book Specifications GAL20V8 REGISTERED MODE In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions. mode. Dedicated input or output functions can be implemented as subsets of the I/O function. Architecture configurations available in this mode are similar to the common 20R8 and 20RP4 devices with various permutations of polarity, I/O and register placement. Registered outputs have eight product terms per output. I/Os have seven product terms per output. The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page. All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/O. Up to eight registers or up to eight I/Os are possible in this CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=0 defines this output configuration. - Pin 1 controls common CLK for the registered outputs. - Pin 13 controls common OE for the registered outputs. - Pin 1 & Pin 13 are permanently configured as CLK & OE. Q Q OE Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=1 defines this output configuration. - Pin 1 & Pin 13 are permanently configured as CLK & OE. XOR Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically. 4 1996 Data Book Specifications GAL20V8 REGISTERED MODE LOGIC DIAGRAM DIP (PLCC) Package Pinouts 1(2) 2640 0 4 8 12 16 20 24 28 32 36 PTD 2(3) 23(27) 0000 OLMC 22(26) XOR-2560 AC1-2632 0280 3(4) 0320 OLMC 21(25) XOR-2561 AC1-2633 0600 4(5) 0640 OLMC 20(24) XOR-2562 AC1-2634 0920 5(6) 0960 OLMC 19(23) XOR-2563 AC1-2635 1240 6(7) 1280 OLMC 18(21) XOR-2564 AC1-2636 1560 7(9) 1600 OLMC 17(20) XOR-2565 AC1-2637 1880 8(10) 1920 OLMC 16(19) XOR-2566 AC1-2638 2200 9(11) 2240 OLMC 15(18) XOR-2567 AC1-2639 2520 10(12) 14(17) 11(13) OE 2703 13(16) SYN-2704 AC0-2705 5 1996 Data Book Specifications GAL20V8 COMPLEX MODE In the Complex mode, macrocells are configured as output only or I/O functions. pability. Designs requiring eight I/Os can be implemented in the Registered mode. Architecture configurations available in this mode are similar to the common 20L8 and 20P8 devices with programmable polarity in each macrocell. All macrocells have seven product terms per output. One product term is used for programmable output enable control. Pins 1 and 13 are always available as data inputs into the AND array. Up to six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer most macrocells (pins 15 & 22) do not have input ca- The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page. Combinatorial I/O Configuration for Complex Mode - SYN=1. - AC0=1. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=1. - Pin 16 through Pin 21 are configured to this function. XOR Combinatorial Output Configuration for Complex Mode - SYN=1. - AC0=1. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=1. - Pin 15 and Pin 22 are configured to this function. XOR Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically. 6 1996 Data Book Specifications GAL20V8 COMPLEX MODE LOGIC DIAGRAM DIP (PLCC) Package Pinouts 1(2) 2640 0 4 8 12 16 20 24 28 32 36 PTD 2(3) 23(27) 0000 OLMC 22(26) XOR-2560 AC1-2632 0280 3(4) 0320 OLMC 21(25) XOR-2561 AC1-2633 0600 4(5) 0640 OLMC 20(24) XOR-2562 AC1-2634 0920 5(6) 0960 OLMC 19(23) XOR-2563 AC1-2635 1240 6(7) 1280 OLMC 18(21) XOR-2564 AC1-2636 1560 7(9) 1600 OLMC 17(20) XOR-2565 AC1-2637 1880 8(10) 1920 OLMC 16(19) XOR-2566 AC1-2638 2200 9(11) 2240 OLMC 15(18) XOR-2567 AC1-2639 2520 10(12) 14(17) 11(13) 13(16) 2703 SYN-2704 AC0-2705 7 1996 Data Book Specifications GAL20V8 SIMPLE MODE In the Simple mode, pins are configured as dedicated inputs or as dedicated, always active, combinatorial outputs. Pins 1 and 13 are always available as data inputs into the AND array. The "center" two macrocells (pins 18 & 19) cannot be used in the input configuration. Architecture configurations available in this mode are similar to the common 14L8 and 16P6 devices with many permutations of generic output polarity or input choices. The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page. All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity. Combinatorial Output with Feedback Configuration for Simple Mode Vcc - SYN=1. - AC0=0. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=0 defines this configuration. - All OLMC except pins 18 & 19 can be configured to this function. XOR Combinatorial Output Configuration for Simple Mode Vcc - SYN=1. - AC0=0. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=0 defines this configuration. - Pins 18 & 19 are permanently configured to this function. XOR Dedicated Input Configuration for Simple Mode - SYN=1. - AC0=0. - XOR=0 defines Active Low Output. - XOR=1 defines Active High Output. - AC1=1 defines this configuration. - All OLMC except pins 18 & 19 can be configured to this function. Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically. 8 1996 Data Book Specifications GAL20V8 SIMPLE MODE LOGIC DIAGRAM DIP (PLCC) Package Pinouts 1(2) 2640 0 4 8 12 16 20 24 28 32 36 PTD 23(27) 2(3) OLMC 0000 XOR-2560 AC1-2632 0280 22(26) 3(4) 0320 OLMC XOR-2561 AC1-2633 0600 21(25) 4(5) 0640 OLMC XOR-2562 AC1-2634 0920 20(24) 5(6) 0960 OLMC XOR-2563 AC1-2635 1240 19(23) 6(7) 1280 OLMC XOR-2564 AC1-2636 1560 18(21) 7(9) 1600 OLMC XOR-2565 AC1-2637 1880 17(20) 8(10) 1920 OLMC XOR-2566 AC1-2638 2200 16(19) 9(11) 2240 OLMC XOR-2567 AC1-2639 2520 15(18) 10(12) 14(17) 11(13) 13(16) 2703 SYN-2704 AC0-2705 9 1996 Data Book Specifications Specifications GAL20V8C GAL20V8 ABSOLUTE MAXIMUM RATINGS(1) RECOMMENDED OPERATING COND. Supply voltage VCC ...................................... –0.5 to +7V Input voltage applied .......................... –2.5 to VCC +1.0V Off-state output voltage applied.......... –2.5 to VCC +1.0V Storage Temperature................................. –65 to 150°C Ambient Temperature with Power Applied ........................................ –55 to 125°C Commercial Devices: Ambient Temperature (TA) ............................... 0 to 75°C Supply voltage (VCC) with Respect to Ground ..................... +4.75 to +5.25V Industrial Devices: Ambient Temperature (TA) ........................... –40 to 85°C Supply voltage (VCC) with Respect to Ground ..................... +4.50 to +5.50V 1.Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications). DC ELECTRICAL CHARACTERISTICS Over Recommended Operating Conditions (Unless Otherwise Specified) SYMBOL VIL VIH IIL1 IIH VOL VOH IOL IOH IOS2 MIN. TYP.3 MAX. UNITS Input Low Voltage Vss – 0.5 — 0.8 V Input High Voltage 2.0 — Vcc+1 V PARAMETER CONDITION Input or I/O Low Leakage Current 0V ≤ VIN ≤ VIL (MAX.) — — –100 µA Input or I/O High Leakage Current 3.5V ≤ VIN ≤ VCC — — 10 µA Output Low Voltage IOL = MAX. Vin = VIL or VIH — — 0.5 V Output High Voltage IOH = MAX. Vin = VIL or VIH 2.4 — — V Low Level Output Current — — 16 mA High Level Output Current — — –3.2 mA TA= 25°C –30 — –150 mA L -5/-7/-10 — 75 115 mA L-10 — 75 130 mA Output Short Circuit Current COMMERCIAL ICC Operating Power Supply Current INDUSTRIAL ICC Operating Power Supply Current VIL = 0.5V VCC = 5V VOUT = 0.5V VIH = 3.0V ftoggle = 15MHz Outputs Open VIL = 0.5V VIH = 3.0V ftoggle = 15MHz Outputs Open 1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information. 2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested. 3) Typical values are at Vcc = 5V and TA = 25 °C 10 1996 Data Book Specifications Specifications GAL20V8C GAL20V8 AC SWITCHING CHARACTERISTICS Over Recommended Operating Conditions PARAMETER tpd tco tcf2 tsu th fmax3 twh twl ten tdis TEST COND1. A COM COM COM/IND -5 -7 -10 DESCRIPTION UNITS MIN. MAX. MIN. MAX. MIN. MAX. Input or I/O to 8 outputs switching 1 5 3 7.5 3 10 ns Comb. Output 1 output switching — — — 7 — — ns A Clock to Output Delay 1 4 2 5 2 7 ns — Clock to Feedback Delay — 3 — 3 — 6 ns — Setup Time, Input or Feedback before Clock↑ 3 — 7 — 10 — ns — Hold Time, Input or Feedback after Clock↑ 0 — 0 — 0 — ns A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) 83.3 — 58.8 — MHz A Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) 166 — 100 — 62.5 — MHz A Maximum Clock Frequency with No Feedback 166 — 100 — 62.5 — MHz — Clock Pulse Duration, High 3 — 5 — 8 — ns — Clock Pulse Duration, Low 3 — 5 — 8 — ns B Input or I/O to Output Enabled 1 6 3 9 3 10 ns B OE to Output Enabled 1 6 2 6 2 10 ns C Input or I/O to Output Disabled 1 5 2 9 2 10 ns C OE to Output Disabled 1 5 1.5 6 1.5 10 ns 142.8 — 1) Refer to Switching Test Conditions section. 2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3) Refer to fmax Descriptions section. Characterized initially and after any design or process changes that may affect these parameters. CAPACITANCE (TA = 25°C, f = 1.0 MHz) SYMBOL PARAMETER MAXIMUM* UNITS TEST CONDITIONS CI Input Capacitance 8 pF VCC = 5.0V, VI = 2.0V CI/O I/O Capacitance 8 pF VCC = 5.0V, VI/O = 2.0V *Guaranteed but not 100% tested. 11 1996 Data Book Specifications SpecificationsGAL20V8B GAL20V8 ABSOLUTE MAXIMUM RATINGS(1) RECOMMENDED OPERATING COND. Supply voltage VCC ...................................... –0.5 to +7V Input voltage applied .......................... –2.5 to VCC +1.0V Off-state output voltage applied.......... –2.5 to VCC +1.0V Storage Temperature................................. –65 to 150°C Ambient Temperature with Power Applied ........................................ –55 to 125°C Commercial Devices: Ambient Temperature (TA) ............................... 0 to 75°C Supply voltage (VCC) with Respect to Ground ..................... +4.75 to +5.25V Industrial Devices: Ambient Temperature (TA) ........................... –40 to 85°C Supply voltage (VCC) with Respect to Ground ..................... +4.50 to +5.50V 1.Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications). DC ELECTRICAL CHARACTERISTICS Over Recommended Operating Conditions (Unless Otherwise Specified) SYMBOL VIL VIH IIL1 IIH VOL VOH IOL IOH IOS2 MIN. TYP.3 MAX. UNITS Input Low Voltage Vss – 0.5 — 0.8 V Input High Voltage 2.0 — Vcc+1 V PARAMETER CONDITION Input or I/O Low Leakage Current 0V ≤ VIN ≤ VIL (MAX.) — — – 100 µA Input or I/O High Leakage Current 3.5V ≤ VIN ≤ VCC — — 10 µA Output Low Voltage IOL = MAX. Vin = VIL or VIH — — 0.5 V Output High Voltage IOH = MAX. Vin = VIL or VIH 2.4 — — V Low Level Output Current — — 24 mA High Level Output Current — — –3.2 mA –30 — –150 mA L -7/-10 — 75 115 mA L -15/-25 — 75 90 mA Q -15/-25 — 45 55 mA L -10/-15/-25 — 75 130 mA Q -20/-25 — 45 65 mA Output Short Circuit Current COMMERCIAL ICC Operating Power Supply Current INDUSTRIAL ICC Operating Power Supply Current VIL = 0.5V VCC = 5V VOUT = 0.5V VIH = 3.0V ftoggle = 15MHz Outputs Open VIL = 0.5V VIH = 3.0V ftoggle = 15MHz Outputs Open TA= 25°C 1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information. 2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested. 3) Typical values are at Vcc = 5V and TA = 25 °C 12 1996 Data Book Specifications SpecificationsGAL20V8B GAL20V8 AC SWITCHING CHARACTERISTICS Over Recommended Operating Conditions PARAM. TEST COND1 . tpd A tco tcf2 tsu th fmax3 twh twl ten tdis COM COM / IND COM / IND IND COM / IND -7 -10 -15 -20 -25 DESCRIPTION MIN. MAX. MIN. UNITS MAX. MIN. MAX. MIN. MAX. MIN. MAX. Input or I/O to 8 outputs switching 3 7.5 3 10 3 15 3 20 3 25 ns Comb. Output 1 output switching — 7 — — — — — — — — ns A Clock to Output Delay 2 5 2 7 2 10 2 11 2 12 ns — Clock to Feedback Delay — 3 — 6 — 8 — 9 — 10 ns — Setup Time, Input or Fdbk before Clk↑ 7 — 10 — 12 — 13 — 15 — ns — Hold Time, Input or Fdbk after Clk↑ 0 — 0 — 0 — 0 — 0 — ns A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) 83.3 — 58.8 — 45.5 — 41.6 — 37 — MHz A Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) 100 — 62.5 — 50 — 45.4 — 40 — MHz A Maximum Clock Frequency with No Feedback 100 — 62.5 — 62.5 — 50 — 41.7 — MHz — Clock Pulse Duration, High 5 — 8 — 8 — 10 — 12 — ns — Clock Pulse Duration, Low 5 — 8 — 8 — 10 — 12 — ns B Input or I/O to Output Enabled 3 9 3 10 — 15 — 20 — 25 ns B OE to Output Enabled 2 6 2 10 — 15 — 18 — 20 ns C Input or I/O to Output Disabled 2 9 2 10 — 15 — 20 — 25 ns C OE to Output Disabled 1.5 6 1.5 10 — 15 — 18 — 20 ns 1) Refer to Switching Test Conditions section. 2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3) Refer to fmax Descriptions section. CAPACITANCE (TA = 25°C, f = 1.0 MHz) SYMBOL PARAMETER MAXIMUM* UNITS TEST CONDITIONS CI Input Capacitance 8 pF VCC = 5.0V, VI = 2.0V CI/O I/O Capacitance 8 pF VCC = 5.0V, VI/O = 2.0V *Guaranteed but not 100% tested. 13 1996 Data Book Specifications GAL20V8 SWITCHING WAVEFORMS INPUT or I/O FEEDBACK VALID INPUT tsu th CLK INPUT or I/O FEEDBACK VALID INPUT tco REGISTERED OUTPUT tpd COMBINATIONAL OUTPUT 1/fmax (external fdbk) Combinatorial Output Registered Output OE INPUT or I/O FEEDBACK tdis tdis ten ten REGISTERED OUTPUT COMBINATIONAL OUTPUT Input or I/O to Output Enable/Disable twh OE to Output Enable/Disable twl CLK 1/ fmax (internal fdbk) CLK tcf 1/ fmax (w/o fb) tsu REGISTERED FEEDBACK Clock Width fmax with Feedback 14 1996 Data Book Specifications GAL20V8 fmax DESCRIPTIONS CL K LOGIC ARR AY R EG I S T E R ts u CLK LOGIC ARRAY tc o REGISTER fmax with External Feedback 1/(tsu+tco) Note: fmax with external feedback is calculated from measured tsu and tco. t cf t pd CLK fmax with Internal Feedback 1/(tsu+tcf) LOGIC ARRAY REGISTER Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd. tsu + th fmax with No Feedback Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%. SWITCHING TEST CONDITIONS +5V Input Pulse Levels GND to 3.0V Input Rise and GAL20V8B 2 – 3ns 10% – 90% Fall Times GAL20V8C 1.5ns 10% – 90% Input Timing Reference Levels 1.5V Output Timing Reference Levels 1.5V Output Load R1 FROM OUTPUT (O/Q) UNDER TEST See Figure TEST POINT C L* R2 3-state levels are measured 0.5V from steady-state active level. *C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE GAL20V8B Output Load Conditions (see figure) Test Condition A B C Active High Active Low Active High Active Low GAL20V8C Output Load Conditions (see figure) R1 R2 CL 200Ω ∞ 200Ω ∞ 200Ω 390Ω 390Ω 390Ω 390Ω 390Ω 50pF 50pF 50pF 5pF 5pF Test Condition A B C 15 Active High Active Low Active High Active Low R1 R2 CL 200Ω ∞ 200Ω ∞ 200Ω 200Ω 200Ω 200Ω 200Ω 200Ω 50pF 50pF 50pF 5pF 5pF 1996 Data Book Specifications GAL20V8 ELECTRONIC SIGNATURE OUTPUT REGISTER PRELOAD An electronic signature is provided in every GAL20V8 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell. When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions. NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter the checksum. SECURITY CELL GAL20V8 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing text vectors perform output register preload automatically. A security cell is provided in the GAL20V8 devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell. INPUT BUFFERS GAL20V8 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices. LATCH-UP PROTECTION GAL20V8 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential of latch-up caused by negative input undershoots. Additionally, outputs are designed with n-channel pull-ups instead of the traditional p-channel pull-ups in order to eliminate latch-up due to output overshoots. The GAL20V8 input and I/O pins have built-in active pull-ups. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, VCC, or Ground. Doing this will tend to improve noise immunity and reduce ICC for the device. DEVICE PROGRAMMING Typical Input Pull-up Characteristic I n p u t C u r r e n t (u A ) GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle. 0 -20 -40 -60 0 1.0 2.0 3.0 4.0 5.0 In p u t V o lt ag e ( V o lt s) 16 1996 Data Book Specifications GAL20V8 POWER-UP RESET Vcc Vcc (min.) t su t wl CLK t pr INTERNAL REGISTER Q - OUTPUT Internal Register Reset to Logic "0" FEEDBACK/EXTERNAL OUTPUT REGISTER Device Pin Reset to Logic "1" Circuitry within the GAL20V8 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1µs MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the device. First, the VCC rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements. INPUT/OUTPUT EQUIVALENT SCHEMATICS PIN PIN Feedback Vcc Active Pull-up Circuit Active Pull-up Circuit Vcc Vref Tri-State Control Vcc ESD Protection Circuit Vcc Vref Data Output PIN ESD Protection Circuit Typ. Vref = 3.2V Typ. Vref = 3.2V Typical Input PIN Feedback (To Input Buffer) Typical Output 17 1996 Data Book Specifications GAL20V8 GAL 20V8C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc 1.2 1.2 PT L->H 1 0.9 0.8 1.1 FALL 1 0.9 4.75 5.00 5.25 5.50 4.50 0.9 4.75 5.00 5.25 4.50 5.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Supply Voltage (V) Supply Voltage (V) Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp 1.3 0.8 0.8 100 -55 125 100 75 50 25 0 -25 Delta Tpd vs # of Outputs Switching Temperature (deg. C) Delta Tco vs # of Outputs Switching 0 Delta Tco (ns) 0 Delta Tpd (ns) 1 0.9 Temperature (deg. C) Temperature (deg. C) -0.25 -0.5 RISE -0.75 FALL -0.25 -0.5 RISE -0.75 FALL -1 -1 1 2 3 4 5 6 7 8 1 Number of Outputs Switching 2 3 4 5 6 7 8 Number of Outputs Switching Delta Tpd vs Output Loading Delta Tco vs Output Loading 8 8 RISE 6 Delta Tco (ns) Delta Tpd (ns) PT L->H 1.1 0.7 -55 125 100 75 50 0 25 0.7 -25 0.7 0.9 PT H->L 1.2 75 0.8 1 1.3 50 0.9 1.1 FALL 25 1 RISE 0 1.1 PT L->H 1.4 1.2 -25 PT H->L Normalized Tsu 1.2 Normalized Tco 1.3 -55 PT L->H 1 0.8 0.8 4.50 PT H->L 1.1 125 1.1 RISE Normalized Tsu PT H->L Normalized Tco Normalized Tpd 1.2 Normalized Tpd Normalized Tsu vs Vcc Normalized Tco vs Vcc FALL 4 2 0 RISE 6 FALL 4 2 0 -2 -2 0 50 100 150 200 250 0 300 50 100 150 200 250 300 Output Loading (pF) Output Loading (pF) 18 1996 Data Book Specifications GAL20V8 GAL 20V8C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Voh vs Ioh Vol vs Iol 4 1 0.5 4 Voh (V) Voh (V) 1.5 Vol (V) 4.25 5 2 3 2 0 0.00 20.00 40.00 60.00 3.25 0.00 80.00 10.00 20.00 30.00 40.00 0.00 50.00 Normalized Icc vs Vcc 0.90 0.80 1.40 1.2 1.1 1 0.9 0.8 5.00 5.25 5.50 4.00 1.50 Normalized Icc Normalized Icc 1.00 3.00 Normalized Icc vs Freq. 1.3 1.10 2.00 Ioh(mA) Normalized Icc vs Temp 1.20 4.75 1.00 Ioh(mA) Iol (mA) 4.50 3.75 3.5 1 0 Normalized Icc Voh vs Ioh 1.30 1.20 1.10 1.00 0.90 0.80 -55 Supply Voltage (V) -25 0 25 50 75 100 125 Temperature (deg. C) Delta Icc vs Vin (1 input) 0 25 50 75 100 Frequency (MHz) Input Clamp (Vik) 10 0 10 Iik (mA) Delta Icc (mA) 5 8 6 4 15 20 25 30 35 2 40 0 45 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 Vin (V) -2.00 -1.50 -1.00 -0.50 0.00 Vik (V) 19 1996 Data Book Specifications GAL20V8 GAL 20V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc 1.2 1.2 PT L->H 1 0.9 0.8 1.1 FALL 1 0.9 4.75 5.00 5.25 5.50 4.50 1 0.9 4.75 5.00 5.25 4.50 5.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Supply Voltage (V) Supply Voltage (V) Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp 1.3 0.9 0.8 0.7 100 -55 125 100 75 50 25 Delta Tpd vs # of Outputs Switching Temperature (deg. C) Delta Tco vs # of Outputs Switching 0 Delta Tco (ns) 0 Delta Tpd (ns) 0.8 Temperature (deg. C) Temperature (deg. C) -0.5 -1 RISE -1.5 FALL -2 -0.5 -1 RISE -1.5 FALL -2 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 Number of Outputs Switching Number of Outputs Switching Delta Tpd vs Output Loading Delta Tco vs Output Loading 10 8 RISE 6 FALL Delta Tco (ns) 10 Delta Tpd (ns) 1 0.9 0.7 0 -25 -55 125 100 75 50 0 25 -25 0.7 PT L->H 1.1 75 0.8 1 50 0.9 FALL 1.1 PT H->L 1.2 0 1 1.3 25 PT L->H 1.1 1.4 RISE 1.2 -25 Normalized Tco PT H->L 1.2 Normalized Tsu 1.3 -55 PT L->H 0.8 0.8 4.50 PT H->L 1.1 125 1.1 RISE Normalized Tsu PT H->L Normalized Tco Normalized Tpd 1.2 Normalized Tpd Normalized Tsu vs Vcc Normalized Tco vs Vcc 4 2 8 RISE 6 FALL 4 2 0 0 -2 -2 0 50 100 150 200 250 0 300 50 100 150 200 250 300 Output Loading (pF) Output Loading (pF) 20 1996 Data Book Specifications GAL20V8 GAL 20V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Vol vs Iol Voh vs Ioh 1 4 0.5 0.25 4.25 Voh (V) Voh (V) Vol (V) 4.5 5 0.75 3 2 0 0.00 20.00 40.00 60.00 80.00 100.00 3.5 0.00 10.00 20.00 Iol (mA) 30.00 40.00 50.00 0.00 60.00 0.90 0.80 1.1 1 0.9 0.8 5.00 5.25 5.50 4.00 1.30 Normalized Icc Normalized Icc 1.00 3.00 Normalized Icc vs Freq. 1.2 1.10 2.00 Ioh(mA) Normalized Icc vs Temp 1.20 4.75 1.00 Ioh(mA) Normalized Icc vs Vcc 4.50 4 3.75 1 0 Normalized Icc Voh vs Ioh 1.20 1.10 1.00 0.90 0.80 -55 Supply Voltage (V) -25 0 25 50 75 100 125 Temperature (deg. C) Delta Icc vs Vin (1 input) 0 25 50 75 100 Frequency (MHz) Input Clamp (Vik) 10 0 8 20 6 30 40 Iik (mA) Delta Icc (mA) 10 4 50 60 70 2 80 0 90 100 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 Vin (V) -2.00 -1.50 -1.00 -0.50 0.00 Vik (V) 21 1996 Data Book Specifications GAL20V8 GAL 20V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc Normalized Tco vs Vcc 1.2 1.1 PT L->H 1 0.9 0.8 1.1 FALL 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 PT L->H 1 0.9 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Supply Voltage (V) Supply Voltage (V) Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp 1.4 1.3 PT L->H 1.1 1 0.9 0.8 0.7 RISE 1.2 Normalized Tsu 1.2 Normalized Tco PT H->L FALL 1.1 1 0.9 0.8 0.7 0 25 50 75 100 125 -25 Temperature (deg. C) 0 25 50 75 PT H->L 1.2 PT L->H 1.1 1 0.9 0.8 100 -55 125 -25 0 25 50 75 100 125 Temperature (deg. C) Temperature (deg. C) Delta Tpd vs # of Outputs Switching Delta Tco vs # of Outputs Switching 0 Delta Tpd (ns) 1.3 0.7 -55 0 Delta Tco (ns) -25 -0.5 -1 RISE -1.5 FALL -2 -0.5 -1 RISE -1.5 FALL -2 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 Number of Outputs Switching Number of Outputs Switching Delta Tpd vs Output Loading Delta Tco vs Output Loading 10 10 6 Delta Tco (ns) RISE 8 Delta Tpd (ns) -55 PT H->L 1.1 0.8 4.50 1.3 Normalized Tpd 1.2 RISE Normalized Tsu PT H->L Normalized Tco Normalized Tpd 1.2 Normalized Tsu vs Vcc FALL 4 2 0 8 RISE 6 FALL 4 2 0 -2 -2 -4 -4 0 50 100 150 200 250 0 300 50 100 150 200 250 300 Output Loading (pF) Output Loading (pF) 22 1996 Data Book Specifications GAL20V8 GAL 20V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Voh vs Ioh Vol vs Iol 4 1 0.5 4 Voh (V) Voh (V) 1.5 Vol (V) 4.25 5 2 3 2 0 0.00 20.00 40.00 60.00 80.00 3.25 0.00 100.00 10.00 20.00 Normalized Icc vs Vcc 0.00 50.00 60.00 1.00 0.90 0.80 1.1 1 0.9 0.8 5.00 5.25 5.50 -25 0 25 50 75 100 125 Temperature (deg. C) 1.30 1.20 1.10 1.00 0.90 0 25 50 75 100 Frequency (MHz) Input Clamp (Vik) Delta Icc vs Vin (1 input) 0 10 10 20 8 30 40 Iik (mA) 12 4 4.00 0.80 -55 Supply Voltage (V) 6 3.00 1.40 Normalized Icc Normalized Icc 1.10 2.00 Normalized Icc vs Freq. 1.2 4.75 1.00 Ioh(mA) Normalized Icc vs Temp 1.20 Normalized Icc 30.00 40.00 Ioh(mA) Iol (mA) 4.50 3.75 3.5 1 0 Delta Icc (mA) Voh vs Ioh 50 60 70 80 2 90 0 100 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 Vin (V) -2.00 -1.50 -1.00 -0.50 0.00 Vik (V) 23 1996 Data Book Specifications GAL20V8 Notes 24 1996 Data Book Copyright © 1996 Lattice Semiconductor Corporation. E2CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, InSystem Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders. Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right. The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current. LSC warrants performance of its products to current and applicable specifications in accordance with LSC’s standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements. LSC assumes no liability for applications assistance, customer’s product design, software performance, or infringements of patents or services arising from the use of the products and services described herein. LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited. LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037 http://www.latticesemi.com November 1996