Preview only show first 10 pages with watermark. For full document please download

Mvd-ev9789 Evaluation Board V3.0

   EMBED


Share

Transcript

MVD-EV9789 Evaluation Board V3.0 Product Brief Description Inputs/Ouputs The MVD-EV9789-V3 board is a daughter board for the SP605, ML605 and KC705 Xilinx evaluation boards. This pair of boards includes all necessary components for the evaluation of our modulators/TS processing IP Cores • • • • Features • The MVD-EV9789-V3 board converts an MPEG TS stream into an RF signal and supports most of the digital TV standards (DVB-C, J.83B, DVB-T, ATSC, DVB-S, ...). It has been developed for the evaluation of our IP cores: • • • • • • • • • • • • DVB-C J.83 Annex A/C modulator J.83 B cable modulator DVB-T/H modulator ATSC modulator DVB-S modulator DVB Remultiplexer N-to-M Hardware UDP/IP stack UDP/RTP transmitter for IPTV (May 2012 - Rev A) FMC connector to connect to Xilinx evaluation board 1 x USB input for cores configuration (USB connector on Xilinx board) 1 x 10 MHz Clock Ref input (SMA connector on Xilinx board) 1 x 1PPS input (SMA connector on Xilinx board) 1 x SPI (Synchronous Parallel Interface) TS input (Female DB-25 connector) 2 x ASI (Asynchronous Serial Interface) TS inputs (BNC connectors) 2 x ASI (Asynchronous Serial Interface) TS outputs (BNC connector) 1 x MPEG TS over UDP/IP input/output (RJ45 connector on Xilinx board) 1x IF/RF output (36 MHz to 1 GHz) (BNC connector) MVD-EV9789-V3 board is "SFN Ready" for optional Single Frequency Networks. Applications MVD-EV9789-V3board may be used for evaluation of MVD Cores' modulators/TS processing IP cores or as a test equipment for demodulation devices. What's included • • MVD-EV9789-V3 board Documentation - Hardware setup guide - Schematics and PCB files Information you need to accelerate layout and development of your own board. Xilinx SP605, ML605 and KC705 boards are not included. 106, avenue des guis – 31830 Plaisance du Touch – France Tel: +33 (0) 5 62 13 52 32 – Fax: +33 (0) 5 61 06 72 60 E-mail: [email protected] – Web: www.mvd-fpga.com Block-diagram MPEG TS over UDP/IP IN/OUT 1 PPS IN ASI OUT 1 Spartan-6 or Virtex-6 or Kintex-7 ASI 1 ASI 2 SPI IN ASI OUT 2 CMOS DCO CMOS FS I XILINX FPGA Xilinx - SP605 board or ML605 board or KC705 board Q SPI AD9789 RF DAC RF OUT DAC CLK SPI 10MHz Clock generator 10 MHz Ref IN Ordering information Designation MVD-EV9789-V3 MVD-EV9789-V3 operates with a Xilinx SP605, ML605 or KC705 evaluation board which is not supplied by MVD Cores. Xilinx SP605, ML605 and KC705 evaluation boards are available from XILINX at http://www.xilinx.com . 106, avenue des guis – 31830 Plaisance du Touch – France Tel: +33 (0) 5 62 13 52 32 – Fax: +33 (0) 5 61 06 72 60 E-mail: [email protected] – Web: www.mvd-fpga.com