Transcript
5
4
3
2
1
REV 1.00 1.10 1.20 1.30 1.40 1.50 1.51
Renesas Starter Kit+ for RX62N CPU Board Schematics
REF Release Ticket#1681 Ticket#1715 Ticket#1715 Ticket#1715 Ticket#1715 None
DATE 29.07.2010 09.09.2010 30.09.2010 07.10.2010 25.10.2010 07.01.2011 09.05.2011
DRAWN BY YOI YOI YOI YOI YOI YOI YOI
D
D
PAGE
C
DESCRIPTION
1
INDEX
Note:
Board Variation:
2
RX62N Microcontroller-1
R0K5562N0C000BE : WS/MP Product
3
RX62N Microcontroller-2
4
MCU Pin Function Select-1, MCU Mode Setting
5
MCU Pin Function Select-2
6
On-board Memory
7
PSU, RESET, Switches, LEDs
R : Fixed Resistor RV : Potentiometer U : Integrated Circuit X : Crystal RES : Reset Switch SW : Switch LED : Light Emitting Diode PWR : Power Jack J : Connector, Jumper
8
E1 & E20 Emulator, Serial Port
C
9
Application Headers
10
RCAN, Generic LCD Connector, Debug LCD
11
USB
12
Ethernet
* "DNF" marking means that component does not fit by default.
B
B
A
A
REE Drawing No. D009402 RSO Drawing No. DK30838 Renesas Solutions Corp. Title RSK+RX62N [INDEX] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
1
of
12
5
4
RX62N Microcontroller-1
3
2
1
UC_VCC U1_1 RX62N_176LFBGA
Note: Microcontroller's pins are not described by the full pin function. For full pin function details, refer to RX62N datasheet. CON_3V3USB
UC_VCC
R192 0R(DNF)
D
C6 C9 C11 D3 E13 G13 H3 L3 L15 M13 N9
R191 0R T1 VCC_USB(DNF)
VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
T3 VREFH(DNF)
UC_VCC
D6 D9 D11 D12 E4 G1 G12 J12 L12 M4 M9
R17
0R
P6 P8
R144 0R
C2 100nF
VCC_USB VCC_USB
AVCC VREFH
C22 100nF
R6
VSS_USB
P2
PLLVCC
UC_VCC
C24 100nF
A2 B2
C1 100nF
AVSS VREFL
A1 B3
VCL
F3
R1 0R
VSS
R21
C23 100nF
0R
0R
CON_AVCC R22
0R(DNF)
ADPOT
0R
C27 100nF
+
C28 10uF
C29 100nF
+
C30 10uF
C26 100nF
R20
0R(DNF)
R220 0R(DNF) GROUND
GROUND
F4
RV1 10K
T5 AVSS(DNF)
C4 100nF
PLLVSS
C25 10uF
+
R19
C3 100nF
R2
0R(DNF)
T18 VREFL(DNF)
R16 GROUND
R18
T4 AVCC(DNF)
UC_VCC
D
GROUND T2 VSS_USB(DNF)
CON_VREFH
CON_AVSS
CON_AVSS
VCC = UC_VCC GROUND
GROUND
XTAL
EXTAL
XTAL
EXTAL
UC_VCC C
C
C11 100nF
C12 100nF
C13 100nF
C14 100nF
C15 100nF
C16 100nF
C17 100nF
C18 100nF
C19 100nF
C20 100nF
C21 100nF
R5 0R
R4 0R
R7 0R(DNF)
R6 0R(DNF)
R3 TBD(DNF)
X1 12MHz
Board_VCC
X2 TBD(DNF)
2
1
C5 22pF
2 3
1 C6 22pF
PTH Component
R2 1M GROUND
C8 TBD(DNF) R15 4K7(DNF)
(LED3) (HSYNC)
GROUND
H4 F2
RES# WDTOVF#
EMLE MD1 MD0 MDE
D1 G2 G3 G4
EMLE MD1 MD0 MDE
H2 J4 K1 J2 K2 L4
P35/NMI P34/MTIOC0A/PO12 P33/CRX0 P32/MTIOC0C/CTX0/IRQ2-A P31/SSLB0-A P30/MISOB-A
NMIn LED3_PO12_LCDDEN_MTIOC0A CRX0 CTX0_IRQ2-A_MTIOC0C SSLB0-A MISOB-A AN7_YINPUT2 AN6_XINPUT2 AN5_YINPUT1 AN4_XINPUT1 AN3_CANERRn AN2_CANEN AN1_CANSTBn AN0_ADPOT
R8 0R(DNF)
U1_2 RX62N_176LFBGA
RESn WDTOVFn
B
C7 TBD(DNF)
B5 A5 A4 B4 D5 A3 D4 C5
R5 R4
USB0_DP USB0_DM
USB1DP USB1DM
R8 R7
USB1_DP USB1_DM
GROUND
EXTAL XTAL
J1 H1
EXTAL XTAL
OSC2 OSC1
E1 F1
OSC2 OSC1
CNVSS BSCANP
E2 E3
CNVSS BSCANP
P07/IRQ15-A/ADTRG0#-A P05/DA1 P03/DA0 P02/SCK6-A/IRQ10-A P01/RxD6-A/IRQ9-A P00/TxD6-A/IRQ8-A
C4 C3 C2 B1 D2 C1
ADTRG0n-A DA1_LED2 DA0_LED1 LED0_SCK6-A_IRQ10-A RxD6-A_IRQ9-A TxD6-A_IRQ8-A
P17/USB1_VBUSEN-B/MTIOC3A P16/USB0_VBUS/USB0_OVRCURB P15/USB1_OVRCURA/MTIOC0B P14/USB0_OVRCURA/USB0_DPUPE-B P13/SDA0/TxD2-A P12/SCL0/RxD2-A P11/SCK2-A P10
N4 P3 N5 P4 P5 R3 M5 N7
(M1_Toggle) USB1VBUSEN-B_MTIOC3A USB0VBUS_USB0OVRCURB USB1OVRCURA_P15_MTIOC0B USB0OVRCURA_USB0DPUPE-B SDA0_TxD2-A SCL0_RxD2-A SCK2-A P10
P27/RSPCKB-A P26/MOSIB-A P25/USB0_DPRPD/MTCLKB-A P24/USB0_VBUSEN-A/MTIOC4A-A/MTCLKA-A P23/USB0_DPUPE-A P22/USB0_DRPD/TMO0 P21/USB0_EXICEN/TMCI0-B P20/USB0_ID/MTIOC1A/TMRI0-B
L2 N1 M2 P1 N2 M3 R1 N3
P47/AN7 P46/AN6 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0
USB0DP USB0DM
CON_EXTAL
R329 0R
OSC2
(SW3) (LED2) (LED1) (LED0) (SW2) (SW1)
RSPCKB-A MOSIB-A USB0DPRPD_MTCLKB-A USB0VBUSEN-A_MTIOC4A-A_MTCLKA-A USB0DPUPE-A USB0DRPD_TMO0 USB0EXICEN_TMCI0-B USB0ID_TMRI0-B_MTIOC1A
B
OSC1
R10 0R
R11 0R R9 TBD(DNF)
X3
1
4
2
3
32.768kHz C9 15pF
(M1_TRDCLK) (VSYNC/M1_TRCCLK)
C10 15pF
GROUND
A
A
R14 4K7
R13 4K7
R12 0R(DNF)
Renesas Solutions Corp. Title RSK+RX62N [Micon-1] GROUND Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
2
of
12
5
4
3
2
1
RX62N Microcontroller-2 Note: Microcontroller's pins are not described by the full pin function. For full pin function details, refer to RX62N datasheet. Board_VCC
R171 4K7
R170 4K7
R169 4K7
4K7
R168 4K7
R23
D
D
U1_3 RX62N_176LFBGA (DOTCLK/M1_UD) (M1_WN) (M1_WP)
C
(M1_VN) (M1_VP) (M1_UN) (M1_UP) (M2_Uin) (M2_Vin) (M2_Win) (M2_TRDCLK) (M2_TRCCLK)
B
(M2_WN) (M2_WP) (M2_VN) (M2_VP) (M2_UN) (M2_UP) (M2_UD *GPIO) (M2_Toggle)
(M2_EncZ) (M2_HSIN2) (M2_HSIN1) (M2_HSIN0)
N6 P7 M6 M7 R10 N8 M8 P10
P57/WAIT#-A P56/MTIOC3C-B P55/EDREQ0-C/MTIOC4D-B P54/EDACK0-C/ET_LINKSTA/MTIOC4B-B P53/BCLK P52/RD# P51/WR1# P50/WR0#/WR#/SSLB1-A
DQM1 DQM0 CKE WEn CASn RASn SDCSn CS0n-A
E15 E14 D15 B13 A14 B12 A13 B11
P67/DQM1 P66/DQM0 P65/CKE P64/WE# P63/CAS# P62/RAS# P61/CS1#-A/SDCS# P60/CS0#-A
ETRXER ETRXCLK ETRXD0 ETRXD1 CS3n-B ETMDC ETMDIO SDCLK
R14 P13 R15 N13 N14 K14 K13 B15
P77/ET_RX_ER P76/ET_RX_CLK P75/ET_ERXD0 P74/ET_ERXD1 P73/CS3#-B P72/ET_MDC P71/ET_MDIO P70/SDCLK
DLCDE_YDrive DLCDRS_XDrive ETCRS_MTIOC4C-B ETTXD1_MTIOC4A-B ETTXD0_MTIOC3D-B ETTXEN_MTIOC3B-B
R9 P9 R11 P11 M11 R13
P85 P84 P83/ET_CRS/MTIOC4C-B P82/ET_ETXD1/MTIOC4A-B P81/ET_ETXD0/MTIOC3D-B P80/ET_TX_EN/MTIOC3B-B
ETCOL_MTIC11U-A A22-A_ETTXD3_MTIC11V-A A21-A_ETTXD2_MTIC11W-A A20-A_ETTXCLK A19-A_ETTXER_MTCLKF-A A18-A_ETRXDV_MTCLKE-A A17-A_ETRXD2 A16-A_ETRXD3
R12 M10 N10 P12 N11 N12 P14 M12
PC7/ET_COL/MTIC11U-A PC6/A22-A/ET_ETXD3/MTIC11V-A PC5/A21-A/ET_ETXD2/MTIC11W-A PC4/A20-A/ET_TX_CLK PC3/A19-A/ET_TX_ER/MTCLKF-A PC2/A18-A/ET_RX_DV/MTCLKE-A PC1/A17-A/ET_ERXD2 PC0/A16-A/ET_ERXD3
A15_MTIOC10D A14_MTIOC10B A13_MTIOC10C A12_MTIOC10A A11_MTIOC9D A10_MTIOC9B A9_MTIOC9C A8_MTIOC9A
P15 M14 N15 L13 L14 M15 K12 K15
PB7/A15/MTIOC10D PB6/A14/MTIOC10B PB5/A13/MTIOC10C PB4/A12/MTIOC10A PB3/A11/MTIOC9D PB2/A10/MTIOC9B PB1/A9/MTIOC9C PB0/A8/MTIOC9A
A7 A6 A5 A4_MTIOC7A A3 A2_MTIOC6C A1_MTIOC6B A0_MTIOC6A
J14 J15 J13 H14 H15 H13 G15 F14
WAITn-A MTIOC3C-B EDREQ0-C_MTIOC4D-B EDACK0-C_ETLINKSTA_MTIOC4B-B P53_BCLK RDn WR1n WRn_WR0n_SSLB1-A
R143 0R
K4 J3 L1 M1 K3
TRSTn TMS TDI_RxD1-B TCK_SCK1-B TDO_TxD1-B
H12 G14 F15 F12 F13 E12 D10 A11
TRDATA3 TRDATA2 TRCLK TRSYNCn TRDATA1 TRDATA0 PG1 PG0
B9 B8 D8 C8 D7 C7 B6 A6
DLCDD7 DLCDD6 DLCDD5 DLCDD4 BACKLIGHT P92 P91 P90
PE7/D15 PE6/D14 PE5/D13 PE4/D12 PE3/D11 PE2/D10 PE1/D9 PE0/D8
D14 C15 C14 D13 C13 B14 A15 C12
D15_IO7 D14_IO6 D13_IO5 D12_IO4 D11_IO3 D10_IO2 D9_IO1 D8_IO0
PD7/D7/MTIC5U-B PD6/D6/MTIC5V-B PD5/D5/MTIC5W-B PD4/D4/POE3# PD3/D3 PD2/D2 PD1/D1 PD0/D0/POE7#
A12 B10 C10 A10 A9 A8 B7 A7
D7_MTIC5U-B D6_MTIC5V-B D5_MTIC5W-B D4_POE3n D3 D2 D1 D0_POE7n
PF4/TRST# PF3/TMS PF2/RxD1-B/TDI PF1/SCK1-B/TCK PF0/TxD1-B/TDO PG7/TRDATA3 PG6/TRDATA2 PG5/TRCLK PG4/TRSYNC# PG3/TRDATA1 PG2/TRDATA0 PG1 PG0 P97 P96 P95 P94 P93 P92 P91 P90
(DLCDD7) (DLCDD6) (DLCDD5) (DLCDD4) C
(M1_Uin) (M1_Vin) (M1_Win) (M1_POE)
(M2_POE)
B
Chip Select
PA7/A7 PA6/A6 PA5/A5 PA4/A4/MTIOC7A PA3/A3 PA2/A2/MTIOC6C PA1/A1/MTIOC6B PA0/A0/MTIOC6A
CSn
Interface
CS0n-A
Applicatin Header (JA3)
CS3n-B
Applicatin Header (JA3)
SDCSn (CS1n-A)
On-board SDRAM (BD_SDCSn) / Application Header JA3 (CON_SDCSn)
RSPI Slave Select SSL
Interface
SSLB0-A
On-board SPI Serial Flash
SSLB1-A / P15
Generic LCD Connector (TFT)
A
A
Renesas Solutions Corp. Title RSK+RX62N [Micon-2] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
3
of
12
5
4
3
2
1
MCU Pin Function Select-1 J2 DBUS_IO(DNF)
J4 ABUS_ET+Motor2(DNF)
2 1
Board_VCC
2 1
Board_VCC Board_VCC
GROUND D
R32 0R(DNF)
R29 4K7
PE0 to PE7
Board_VCC
Board_VCC
GROUND GROUND U2 SN74CBTLV3245APWR 19 OE VCC 20
2 3 4 5 6 7 8 9
D15_IO7 D14_IO6 D13_IO5 D12_IO4 D11_IO3 D10_IO2 D9_IO1 D8_IO0
C31 100nF
1
A1 A2 A3 A4 A5 A6 A7 A8
B1 B2 B3 B4 B5 B6 B7 B8
18 17 16 15 14 13 12 11
NC
GND
10
R34 0R
R31 4K7
PC0 to PC6 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0
Board_VCC
GROUND U4 SN74CBTLV3245APWR 19 OE VCC 20
2 3 4 5 6 7 8 9
A22-A_ETTXD3_MTIC11V-A A21-A_ETTXD2_MTIC11W-A A20-A_ETTXCLK A19-A_ETTXER_MTCLKF-A A18-A_ETRXDV_MTCLKE-A A17-A_ETRXD2 A16-A_ETRXD3
C33 100nF
1
VCC = Board_VCC
A1 A2 A3 A4 A5 A6 A7 A8
B1 B2 B3 B4 B5 B6 B7 B8
18 17 16 15 14 13 12 11
NC
GND
10
D
ETTXD3_MTIC11V-A ETTXD2_MTIC11W-A ETTXCLK ETTXER_MTCLKF-A ETRXDV_MTCLKE-A ETRXD2 ETRXD3
VCC = Board_VCC GROUND
GROUND
J3 ABUS_Motor2(DNF)
2 1
Board_VCC Board_VCC
C32 100nF
C
GROUND
PB0 to PB7
R33 0R(DNF)
R30 4K7
C
GROUND U3 SN74CBTLV3245APWR 19 OE VCC 20
2 3 4 5 6 7 8 9
A15_MTIOC10D A14_MTIOC10B A13_MTIOC10C A12_MTIOC10A A11_MTIOC9D A10_MTIOC9B A9_MTIOC9C A8_MTIOC9A
Board_VCC
1
A1 A2 A3 A4 A5 A6 A7 A8
B1 B2 B3 B4 B5 B6 B7 B8
18 17 16 15 14 13 12 11
NC
GND
10
MTIOC10D MTIOC10B MTIOC10C MTIOC10A MTIOC9D MTIOC9B MTIOC9C MTIOC9A
MCU Mode Setting
[Initial setting for SW4] SW4-1: OFF SW4-2: OFF SW4-3: ON SW4-4: OFF
Board_VCC
VCC = Board_VCC GROUND R25
R26
R27
R28
4K7
4K7
4K7
4K7
If you debug/flash program using E1/E20, please be sure to set to Single Chip Mode (SW4-1: OFF, SW4-2: OFF). SW4 MODE
SW4 Pin1=MD1, Pin2=MD0 Pin1 = OFF Pin2 = OFF Pin1 = ON Pin2 = OFF Pin1 = OFF Pin2 = ON Pin1 = ON Pin2 = ON
Operating Mode Single Chip Mode
R323 2K2
SW4 Pin3=MDE Pin3 = OFF Pin3 = ON
Endian Big Endian Little Endian
R24
SW4 Pin4=P35(NMIn)
USB0 Power Select for USB Boot Mode Bus-powered Self-powered
1 2 3 4
MD1 MD0 MDE NMIn
B
Note:
8 7 6 5 GROUND
B
Boot Mode USB Boot Mode DO NOT SET
Board_VCC J1 EMLE(DNF) EMLE
1 2 3
4K7
Pin4 = OFF Pin4 = ON GROUND R324 0R
J1 (EMLE) 1-2 shorted 2-3 shorted / R324 fitted all open
Emulator Configuration E1/E20 debugging with Hot plug-in E1/E20 normal debugging or Microcontroller single operation DO NOT SET
A
A
Renesas Solutions Corp. Title RSK+RX62N [MCU Pin Func Select-1, MCU Mode Setting] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
4
of
12
5
4
3
MCU Pin Function Select-2
1
J23 P32
P00
R35 R36
TxD6-A_IRQ8-A
R37
IRQ8-A
P01
D
2
0R 0R(DNF)
0R 0R(DNF)
IRQ9-A
R40
0R
R41 R42 R43
0R 0R(DNF) 0R(DNF)
LED0_SCK6-A_IRQ10-A
DA0_LED1
P05 DA1_LED2
P07 ADTRG0n-A
R67
P34
SW2
LED3_PO12_LCDDEN_MTIOC0A
LED0 IRQ10-A SCK6-A
AN0_ADPOT LED1 DA0
P41
R44 R45
0R 0R(DNF)
LED2 DA1
P42
R48
0R
SW3
AN1_CANSTBn AN2_CANEN
P43
*P07 can be used also as IRQ15-A.
AN3_CANERRn J5 P12
P44 AN4_XINPUT1 SCL0
1 2 3
P45
RxD2-A
AN5_YINPUT1
P46
J6 P13
P13
AN6_XINPUT2
SDA0_TxD2-A C
P47
SDA0
1 2 3
AN7_YINPUT2 TxD2-A
J7 P14
P14 USB0OVRCURA_USB0DPUPE-B
USB0OVRCURA
USB1OVRCURA_P15_MTIOC0B
P17 USB1VBUSEN-B_MTIOC3A B
P61
USB0ID_TMRI0-B_MTIOC1A
P21 USB0EXICEN_TMCI0-B
P22 USB0DRPD_TMO0
SDCSn
P80
R52 R53
0R 0R(DNF)
USB1VBUSEN-B MTIOC3A
ETTXEN_MTIOC3B-B
P81 ETTXD0_MTIOC3D-B
P82 P83
R54 R55 R56
0R 0R(DNF) 0R(DNF)
USB0ID TMRI0-B MTIOC1A
ETCRS_MTIOC4C-B
R57 R58
0R 0R(DNF)
USB0EXICEN TMCI0-B
PA0
R59 R60
0R 0R(DNF)
USB0DRPD TMO0
PA1
A0_MTIOC6A A1_MTIOC6B
J22 P24
P24 USB0VBUSEN-A_MTIOC4A-A_MTCLKA-A
PA2 A2_MTIOC6C USB0VBUSEN-A
1 2 3 R62
PA4
MTIOC4A-A 0R(DNF)
A4_MTIOC7A
MTCLKA-A
PC2
[Initial setting for J22] J22: 1-2 shorted
ETRXDV_MTCLKE-A
PC3
P25
R64 R65
USB0DPRPD_MTCLKB-A
0R 0R(DNF)
CANEN AN2
R78 R79
0R 0R(DNF)
CANERRn AN3
R80 R81
0R 0R(DNF)
XINPUT1 AN4
R82 R83
0R 0R(DNF)
YINPUT1 AN5
R84 R85
0R 0R(DNF)
XINPUT2 AN6
R86 R87
0R 0R(DNF)
YINPUT2 AN7
R88 R89 R90 R91 R92 R93 R94 R95
0R 0R(DNF)
0R 0R(DNF) 0R 0R(DNF) 0R(DNF) 0R 0R(DNF) 0R
D6_MTIC5V-B
PD7
ETTXER_MTCLKF-A USB0DPRPD MTCLKB-A
PC5 ETTXD2_MTIC11W-A
A
PC6 ETTXD3_MTIC11V-A
PC7 ETCOL_MTIC11U-A
R124 0R R125 0R(DNF)
D0 POE7n
R126 0R R127 0R(DNF)
D4 POE3n
R128 0R R129 0R(DNF)
D5 MTIC5W-B
R130 0R R131 0R(DNF)
D6 MTIC5V-B
R132 0R R133 0R(DNF)
D7 MTIC5U-B
R96 R97
0R 0R(DNF)
R98 R99
C
R134 4K7
WRn WR0n SSLB1-A
IRQ10-A
R135 4K7
ETLINKSTA MTIOC4B-B EDACK0-C
P15
R136 4K7
MTIOC4D-B EDREQ0-C
BD_SDCSn CON_SDCSn
0R 0R(DNF)
ETTXEN MTIOC3B-B
R100 0R R101 0R(DNF)
ETTXD0 MTIOC3D-B
R102 0R R103 0R(DNF)
ETTXD1 MTIOC4A-B
R104 0R R105 0R(DNF)
IRQ2-A
A0 MTIOC6A
R108 0R R109 0R(DNF)
A1 MTIOC6B
R110 0R R111 0R(DNF)
A2 MTIOC6C
R112 0R R113 0R(DNF)
A4 MTIOC7A
R114 0R R115 0R(DNF)
ETRXDV MTCLKE-A
R116 0R R117 0R(DNF)
ETTXER MTCLKF-A
R118 0R R119 0R(DNF)
ETTXD2 MTIC11W-A
R120 0R R121 0R(DNF)
ETTXD3 MTIC11V-A
R122 0R R123 0R(DNF)
ETCOL MTIC11U-A
WRn
R138 4K7
WR0n
R139 4K7
SSLB1-A
R140 4K7(DNF) R141 4K7(DNF)
ETCRS MTIOC4C-B
R106 0R R107 0R(DNF)
D
Board_VCC
R137 4K7
*P61 can be used also as CS1n-A.
ETTXD1_MTIOC4A-B
P20
R76 R77
EDREQ0-C_MTIOC4D-B
USB1OVRCURA P15 MTIOC0B
LED3_LCDDEN PO12 MTIOC0A
CANSTBn AN1
USB0OVRCURB
0R 0R(DNF) 0R(DNF)
D5_MTIC5W-B
0R 0R(DNF)
P55
USB0VBUS
R49 R50 R51
PD5 PD6
R74 R75
P54
[Initial setting for J5 to J8] J5: 2-3 shorted J6: 2-3 shorted J7: 1-2 shorted J8: 1-2 shorted
P15
0R 0R(DNF) 0R(DNF)
ADPOT AN0
EDACK0-C_ETLINKSTA_MTIOC4B-B
1 2 3
USB0VBUS_USB0OVRCURB
IRQ2-A
0R 0R(DNF)
WRn_WR0n_SSLB1-A
J8 P16
P16
D4_POE3n
R72 R73
P50 USB0DPUPE-B
1 2 3
0R(DNF)
PD4
D7_MTIC5U-B
P40
0R 0R(DNF)
SCL0_RxD2-A
R69 R70 R71
PD0 D0_POE7n
MTIOC0C
[Initial setting for J23] J23: 1-2 shorted
IRQ9-A RxD6-A
R46 R47
P12
CTX0
1 2 3
CTX0_IRQ2-A_MTIOC0C
SW1
R38 R39
P03
IRQ8-A TxD6-A
0R
RxD6-A_IRQ9-A
P02
P32
POE7n
B
POE3n
A
Renesas Solutions Corp. Title RSK+RX62N [MCU Pin Func Select-2] Size Date:
5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
5
of
12
5
4
3
SDRAM(128Mbits)
2
1
SPI Serial Flash(16Mbits) Board_VCC U5 MT48LC8M16A2P-75 (K4S281632I-UC75)
D
Board_VCC
R150 4K7(DNF)
R149 4K7
R148 4K7
R147 4K7
R146 4K7
A14_MTIOC10B A13_MTIOC10C
21 20
BA1 BA0
A12_MTIOC10A A11_MTIOC9D A10_MTIOC9B A9_MTIOC9C A8_MTIOC9A A7 A6 A5 A4 A3 A2 A1
35 22 34 33 32 31 30 29 26 25 24 23
A11 A10(AP) A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
BD_SDCSn RASn CASn WEn
19 18 17 16
DQM1 DQM0
39 15
DQMH DQML
CKE SDCLK
37 38
CKE CLK
1 14 27
VDD VDD VDD
3 49 9 43
VDDQ VDDQ VDDQ VDDQ
CS# RAS# CAS# WE#
Board_VCC C41 100nF
DQ15 DQ14 DQ13 DQ12
53 51 50 48
D15_IO7 D14_IO6 D13_IO5 D12_IO4
DQ11 DQ10 DQ9 DQ8
47 45 44 42
D11_IO3 D10_IO2 D9_IO1 D8_IO0
DQ7 DQ6 DQ5 DQ4
13 11 10 8
D7 D6 D5 D4
DQ3 DQ2 DQ1 DQ0
7 5 4 2
D3 D2 D1 D0
NC NC
36 40
R153 4K7
R154 4K7
R155 4K7
GROUND Board_VCC
D
U6 SST25VF016B-50-4C-S2AF 1 CE# VDD 8 6 SCK 5 SI SO 2 3 WP# 7 HOLD# VSS 4
SSLB0-A RSPCKB-A MOSIB-A
MISOB-A
VDD = Board_VCC R156 0R(DNF)
R157 0R(DNF)
GROUND
GROUND
R152 0R R151 4K7
C
Board_VCC
Board_VCC
Board_VCC GROUND
IIC EEPROM(16Kbits)
C
Warning:
VDD = Board_VCC VDDQ = Board_VCC GROUND Board_VCC
R161 0R R162 0R
C36 100nF
GROUND
B
J9 WP
2 1
R167 0R(DNF)
U7 AT24C16AN-10SU-2.7 (AT24C16BN-SH-B) 1 A0 VCC 8 2 A1 3 A2 5 SDA 6 SCL 7 WP GND 4 VCC = Board_VCC or Board_5V
R165 0R(DNF)
C35 100nF
R318 100R R319 100R
R163 0R(DNF)
C34 100nF
SDA0 SCL0
R164 0R
52 6 46 12
R160 4K7
VSSQ VSSQ VSSQ VSSQ
R166 0R
NEVER FIT R166 and R167 simultaneously. NEVER FIT R164 and R165 simultaneously.
R159 4K7
54 41 28
R158 4K7
VSS VSS VSS
Board_5V
C42 100nF
GROUND
B
Board_VCC GROUND C37 100nF
C38 100nF
C39 100nF
JA1_SDA0 JA1_SCL0
C40 100nF
Device Address A2 0
Device ADDR
A1 1
A0 1
GROUND
Write Protect J9 shorted open
Allows normal Read/Write operations Protects Full Array
[Initial setting for J9] J9: shorted
A
A
Renesas Solutions Corp. Title RSK+RX62N [On-board Memory] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
6
of
12
5
4
3
2
1
Power Supply Unit Unregulated_VCC
CON_5V
Board_5V R173 0R
Ground Test Point
R174 0R
GND1 (DNF)
GND3 (DNF)
GND4 (DNF)
GND5 (DNF)
GND6 (DNF)
1 2
R172 0R
GND2 (DNF)
J11 5V_SEL2
D
CON_3V3
Board_VCC
UC_VCC
D
D3 MBRS130LT3G
1 2
GROUND R176 0R J10 5V_SEL1
PWR1 KLDX-SMT2-0202-A
D2 MBRS130LT3G
3
7 to 15V Input or 5V Input GROUND
VBUS0
U8 LM1117MPX-5.0/NOPB IN OUT 2
R177 0R
External USB Power Supply
C44 100nF
+ C45 10uF
C46 100nF
1 2
GND
+ C43 10uF
CON_3V3USB + C47 1uF
1
D1 MBRS130LT3G
1 2
3 Positive centre
D5 MBRS130LT3G
* 5V - 800mA * TAB is OUT
C48 100nF
PWR2 USB_3V3(DNF)
+ D10
PWR3 USB_5V(DNF)
+ -
1 2
GROUND GROUND
CON_5VUSB
J13 (DNF)
+ C56 10uF
MBRS130LT3G
+ C97 10uF
Jumper Setting J10: open J11: open J10: shorted J11: shorted
PWR1: 5V Input
C
U9 LM2575S-3.3/NOPB
C50 100nF
1
VIN
5 3
ON/OFF GND
FEEDBACK OUTPUT
L1 VLF12060T-221M1R3
+ C51 + C52 + C53 + C54 220uF 220uF 220uF 220uF
GROUND
User Switches
CON_3V3USB
Board_VCC
Board_5V
R325 0R(DNF)
C55 100nF
Board_VCC
R326 0R
5VUSB
R327 0R(DNF)
R328 0R
RESET Circuitry B
Board_VCC Board_VCC LED0
R178 100K
R181 1K6
(IRQ8-A)
R183 1K6 LED1
ORANGE
LED2
RED
R179 100K
R184 1K6 (IRQ9-A) SW2
5V_PWR GREEN
R180 100K
3V3_PWR GREEN
R185 1K6
(ADTRG0n-A/IRQ15-A) SW3
LED3
Board_VCC C58 100nF
GREEN
R182 1K6
SW1
SW3
Board_5V
Board_VCC
Board_VCC
SW2
CON_5VUSB
GROUND
User LEDs & Power LEDs
SW1
3V3USB
4 2 D4 MBRS130LT3G
+ C49 10uF
[Initial setting for J10 and J11] J10: open J11: open
B
GROUND
* 3V3 - 1000mA * TAB is GND
Power Supply Cofiguration Power Supply PWR1: 7 to 15V Input
C98 100nF
R175 0R GROUND
C
1 2
C57 100nF
LED0
R187 10K GROUND
LED1
LED2
R188 10K
R189 150R
RED R186 1K6
LED3_LCDDEN
GROUND
RES GROUND
U10 RNA51957BFP (M51957BFP) Vcc 7
2
IN
OUT
6
5
NC NC CD NC GND
8 3 1 4
C59 100nF
R190 0R
RESn
Vcc = Board_VCC
GROUND
GROUND
GROUND
A
A
Renesas Solutions Corp. Title RSK+RX62N [PSU, RESET, SWs, LEDs] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
7
of
12
5
4
3
E20 Emulator Interface
2
1
Serial Port Board_VCC
Board_VCC J14 (DNF) R203 4K7
R202 4K7
R201 4K7
R200 4K7
R199 4K7
R198 4K7
5
R197 4K7
4 7 10 13 16 18 20 22 23 25 27 29 31 33 34 35 36 37 38
VCC TRCLK VCC TRSYNCn TRDATA3 TRDATA2 NC TRDATA1 NC TRDATA0 NC NC NC TCK NC TMS NC TRSTn NC TDI NC TDO NC NC RESn NC NC MDE NC MD0 NC MD1 NC EMLE NC NC NC
R196 4K7
12 14
D
R195 4K7
E20 2-5767004-2(DNF)
R194 4K7
R193 4K7
Board_VCC
1 2 3
Board_VCC Board_VCC
6 32 24 26 28 30
TRCLK TRSYNCn TRDATA3 TRDATA2 TRDATA1 TRDATA0
15 17 21 19 11
TCK_SCK1-B TMS TRSTn TDI_RxD1-B TDO_TxD1-B
9
RESn
GROUND
D
The board is designed to accept a straight-through RS232 male-to-female cable.
U11 MAX3222CPWR (MAX3222CUP+)
SERIAL 154236 SKT
19 C60 100nF
5 9 R209 0R(DNF) R210 0R(DNF)
4 8 3 6 1
MDE MD0 MD1 EMLE
18
GND
17 8
T1OUT T2OUT
Female socket GROUND
16 9
R1IN R2IN
3
VSS
100nF
C62
100nF
R207 4K7
R208 4K7
2
C1C2+
4 5
C2-
6
T1IN T2IN
13 12
T1IN T2IN
R1OUT R2OUT
15 10
R1OUT R2OUT
SHDN
20
V+
7 11 14
R204 4K7
C61
R212 0R(DNF)
C1+
GROUND
7 2
1 2 8 3
Vcc
R205 10K
VNC1 NC2
EN
1
Vcc = Board_VCC
GROUND
C63 100nF
GROUND
R211 0R(DNF)
C64 100nF
R206 10K
C
C
GROUND
E1 Emulator Interface
GROUND
Board_VCC E1 HTST-107-01-T-DV
8
2 12 14
VCC
TCK TMS TRSTn TDI TDO
1 9 3 11 5
RESn
13
MDE MD0 MD1 EMLE
VSS VSS VSS
T1IN R1OUT
R213 0R(DNF) R214 0R(DNF)
RS232TX RS232RX
To App Header (Do not connect MCU pins)
TDO_TxD1-B
SCI1-B
TxD2-A
SCI2-A
J15 TXD_SEL
1 2 3
6 10 7 4
[Initial setting for J15 and J16] J15: 2-3 shorted J16: 2-3 shorted
R215 0R(DNF)
Note: SCI1-B (TxD1-B, RxD1-B, SCK1-B) is shareing with the JTAG pins. So, E1/E20 and SCI1-B are used exclusively.
GROUND
J16 RXD_SEL
1 2 3
B
TDI_RxD1-B
SCI1-B
RxD2-A
SCI2-A
TxD6-A RxD6-A
SCI6-A
B
R216 0R(DNF)
T2IN R2OUT
R217 0R(DNF) R218 0R(DNF)
A
A
Renesas Solutions Corp. Title RSK+RX62N [E1, E20, Serial Port] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
8
of
12
5
4
3
2
1
Application Headers Note: CON_AVCC CON_VREFH
CON_5V
SCI1-B (TxD1-B, RxD1-B, SCK1-B) is shareing with the JTAG pins. So, E1/E20 and SCI1-B are used exclusively.
CON_3V3 JA1
D
5V 3V3 AVCC AVREF AD0 AD2 DAC0 IO_0 IO_2 IO_4 IO_6 IRQ3/IRQAEC/M2_HSIN0 IIC_SDA
AN0 AN2 DA0 IO0 IO2 IO4 IO6 JA1_PIN23 JA1_SDA0
1 3 5 7 9 11 13 15 17 19 21 23 25
JA2
2 4 6 8 10 12 14 16 18 20 22 24 26
0V 0V AVSS ADTRG AD1 AD3 DAC1 IO_1 IO_3 IO_5 IO_7 IIC_EX IIC_SCL
RESn NMIn WDTOVFn JA2_PIN7 JA2_PIN9 MTIOC3C-B MTIOC3B-B MTIOC4A-B MTIOC4B-B TMO0 TMCI0-B JA2_PIN23 MTCLKA-A
ADTRG0n-A AN1 AN3 DA1 IO1 IO3 IO5 IO7 JA1_SCL0
RESET NMI WDT_OVF IRQ0/WKUP/M1_HSIN0 IRQ1/M1_HSIN1 M1_UD M1_Up M1_Vp M1_Wp TimerOut TimerIn IRQ2/M1_EncZ/M1_HSIN2 M1_TRCCLK
APP1(DNF)
1 3 5 7 9 11 13 15 17 19 21 23 25
2 4 6 8 10 12 14 16 18 20 22 24 26
EXTAL Vss1 SCIaTX SCIaRX SCIaCK CTSRTS M1_Un M1_Vn M1_Wn TimerOut TimerIn M1_POE M1_TRDCLK
CON_EXTAL R221 0R R222 0R R223 0R
TDO_TxD1-B TDI_RxD1-B TCK_SCK1-B
D
MTIOC3D-B MTIOC4C-B MTIOC4D-B PO12 TMRI0-B POE3n MTCLKB-A
APP2(DNF) GROUND CON_AVSS
GROUND Unregulated_VCC
JA5 AD4 AD6 CAN1TX CAN2TX IRQ4/M2_EncZ/M2HSIN1 M2_UD M2_Vin M2_Toggle M2_TRCCLK M2_Up M2_Vp M2_Wp
AN4 AN6 CTX0
C
JA5_PIN9 MTIOC9C MTIC11V-A MTIOC9A MTCLKE-A MTIOC9B MTIOC10A MTIOC10B
1 3 5 7 9 11 13 15 17 19 21 23
JA6
2 4 6 8 10 12 14 16 18 20 22 24
AD5 AD7 CAN1RX CAN2RX IRQ5/M2_HSIN2 M2_Uin M2_Win M2_POE M2_TRDCLK M2_Un M2_Vn M2_Wn
EDREQ0-C
AN5 AN7 CRX0
RS232TX RxD2-A TxD6-A SCK6-A MTIOC3A MTIC5V-B
MTIOC6C MTIC11U-A MTIC11W-A POE7n MTCLKF-A MTIOC9D MTIOC10C MTIOC10D
DREQ TEND RS232TX SCIbRX SCIcTX SCIcCK M1_Toggle M1_Vin Reserved Reserved Reserved Unregulated_VCC
APP5(DNF)
1 3 5 7 9 11 13 15 17 19 21 23
2 4 6 8 10 12 14 16 18 20 22 24
DACK STBYn RS232RX SCIbTX SCIbCK SCIcRX M1_Uin M1_Win Reserved Reserved Reserved Vss
EDACK0-C RS232RX TxD2-A SCK2-A RxD6-A MTIC5U-B MTIC5W-B
C
APP6(DNF) GROUND Board_VCC
R219 4K7 JA3
B
A0 A2 A4 A6 A8 A10 A12 A14 D0 D2 D4 D6 RDn CSa D8 D10 D12 D14 A16 A18 A20 A22 CSc/Wait HWRn/DQM1 CAS
A0 A2 A4 A6 A8_MTIOC9A A10_MTIOC9B A12_MTIOC10A A14_MTIOC10B D0 D2 D4 D6 RDn CS3n-B D8_IO0 D10_IO2 D12_IO4 D14_IO6 A16-A_ETRXD3 A18-A_ETRXDV_MTCLKE-A A20-A_ETTXCLK A22-A_ETTXD3_MTIC11V-A JA3_PIN45 JA3_PIN47 CASn
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
A1 A3 A5 A7 A9 A11 A13 A15 D1 D3 D5 D7 WR/SDWE CSb D9 D11 D13 D15 A17 A19 A21 SDCLK ALE/SDCKE LWRn/DQM0 RAS
A1 A3 A5 A7 A9_MTIOC9C A11_MTIOC9D A13_MTIOC10C A15_MTIOC10D D1 D3 D5 D7 JA3_PIN26 CON_SDCSn D9_IO1 D11_IO3 D13_IO5 D15_IO7 A17-A_ETRXD2 A19-A_ETTXER_MTCLKF-A A21-A_ETTXD2_MTIC11W-A JA3_PIN44 CKE JA3_PIN48 RASn
Application Header Function Select JA1 Pin23 JA1_PIN23
JA3 Pin26 R224 0R R225 0R(DNF)
IRQ10-A MTIOC6A
R226 0R R227 0R(DNF)
IRQ8-A MTIOC0A
JA2 Pin9 JA2_PIN9
B
R320 0R(DNF)
JA3_PIN44
SDCLK P53_BCLK
R321 0R(DNF)
JA3 Pin45 R228 0R R229 0R(DNF)
IRQ9-A MTIOC0B
JA2 Pin23 JA2_PIN23
WRn WEn
R233 0R(DNF)
JA3 Pin44
JA2 Pin7 JA2_PIN7
R232 0R
JA3_PIN26
R234 0R
JA3_PIN45
CS0n-A WAITn-A
R235 0R(DNF)
JA3 Pin47 R230 0R R231 0R(DNF)
IRQ2-A MTIOC1A
R236 0R
JA3_PIN47
WR1n DQM1
R237 0R(DNF)
JA3 Pin48
APP3(DNF)
R238 0R
JA3_PIN48
WR0n DQM0
R239 0R(DNF)
JA5 Pin9 R240 0R(DNF)
JA5_PIN9
MTIOC7A MTIOC6B
R241 0R
A
A
Renesas Solutions Corp. Title RSK+RX62N [Application Headers, Header Func Select] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
9
of
12
5
4
3
2
1
RCAN Pin Header (for unused pins) Board_5V
Unregulated_VCC
D
Board_VCC
R248 0R C65
1 2 3
J20 (DNF) CNVSS P10 P91 PG0
J17 VBAT_SEL(DNF)
1 3 5 7 9
2 4 6 8 10
BSCANP P90 P92 PG1 P53_BCLK
D
100nF GROUND
R245 100K(DNF)
R246 4K7
GROUND U12 TJA1041T/N1
5 R242 0R R243 0R
CTX0 CRX0 CANEN
1 4 6 9 8 14
CANERRn CANSTBn
2 R244 100K
VBAT VCC
10 3
CANH SPLIT CANL
13 11 12
VIO TXD RXD EN WAKE ERR STB
R249 60R4 RCAN0
1 2 3 T6
GND
INH
INH(DNF) R250 60R4
7
GROUND
VIO = Board_VCC VCC = Board_5V VBAT = Board_5V or Unregulated_VCC
R247 0R
CANH GROUND CANL
C68 56pF C66 100nF
C67 100nF
C
C
GROUND
GROUND
GROUND
Generic LCD Connector
R251 0R R252 0R(DNF)
TFT_PIN32
Board_5V
GROUND
Debug LCD SSLB1-A P15
Board_5V
Board_VCC
Board_VCC TFT(DNF)
B
D0 D2 D4 D6 D8_IO0 D10_IO2 D12_IO4 D14_IO6 EDACK0-C MTIOC3C-B MTIOC4A-A RSPCKB-A MOSIB-A RESn BACKLIGHT
R330 0R(DNF) R331 0R(DNF)
DLCDRS_XDrive XINPUT1 XINPUT2
LCD SSM-107-L-DV-P-TR DLCDD6 DLCDD6 14 13 DLCDD4 DLCDD4 12 11 10 9 8 7 R/W (Fixed Write Mode) 6 5 4 3 2 1
DLCDD7 DLCDD5
DLCDD7 DLCDD5
5V 3V3 Reserved B1 B3 B5 G1 G3 G5 R2 R4 EDACK DOTCLK VSYNC SSCK SSO RESET BACKLIGHT GND GND X_DRIVE X_INPUT1 X_INPUT2 Reserved Reserved
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
5V 3V3 Reserved B2 B4 G0 G2 G4 R1 R3 R5 HSYNC LCDDEN EDREQ SSI SCS GND SD_DOTCLK GND GND Y_DRIVE Y_INPUT1 Y_INPUT2 Reserved Reserved
GROUND
DLCDE_YDrive DLCDRS_XDrive
R332 0R(DNF)
Board_5V
D1 D3 D5 D7 D9_IO1 D11_IO3 D13_IO5 D15_IO7 MTIOC0C LED3_LCDDEN EDREQ0-C MISOB-A TFT_PIN32
VCC = Board_5V
R253 100K
C96
100nF
R254 1K B
GROUND
GROUND
GROUND
DLCDE_YDrive YINPUT1 YINPUT2
GROUND
A
A
Renesas Solutions Corp. Title RSK+RX62N [RCAN, Generic LCD Connector, Debug LCD] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
10
of
12
5
4
3
2
1
USB0-Function/OTG T7 VBUS0(DNF) *L2 and R268 are same footprint & position. *L2 and R268 are alternate fit only.
OTG SHDN Configuration OTG U13 MAX3355EEUD+T
2
C69 1uF GROUND
C70 100nF
VL NC NC
C+ C-
14 13
ID_IN
10
FUNC
R268 0R
100nF
D
GROUND Board_VCC T8 ID0_IN(DNF)
4 3 5 6 11
USB0EXICEN T9
C71
GROUND
USB0VBUSEN-A USB0ID
USB0OVRCURA(DNF)
C72 4.7uF
1
OFFVBUS ID_OUT STATUS1 STATUS2 SHDN
GND
VCC = 3V3USB VL = 3V3USB
T10 T11 USB0OVRCURB(DNF) USB0VBUS(DNF)
R264 15K
USB0 Func/OTG
12 USB0_D+ USB0_D-
GROUND R267 100R
D8 HZM6.2Z4MFA-E
Board_VCC J12 SELF_BUS1(DNF)
USB0OVRCURA USB0DPUPE-B
R260 1K5
R259 1K5
C
2 1
R255 22R
USB0DP
USB0_D+
R256 22R
USB0DM USB0DPRPD
R257 15K
USB0DRPD
R258 15K
R265 15K
1 2 3
J19 OTG_SHDN(DNF)
USB0DPUPE-A
C73 1uF
C74 1uF
5
USB0OVRCURB USB0VBUS
6 5 4 3 2 1
2
R263 100K
9 7 8
VBUS
K3 K2
R262 100K
[Initial setting for J18] J18: 2-3 shorted
VCC
D6 HZU6.8Z-E
GROUND GROUND
FRAME GND ID D+ DVBUS
R269 0R
3
D
R261 0R
OTG Mode Function Mode
L2 BLM21PG600SN1(DNF)
1 2 3
1
VBUS0 Function/OTG Select J18 1-2 shorted 2-3 shorted
3V3USB
A
Board_VCC
K4 K1
Shutdown and reduce supply current OTG normal operation
J18 VBUS0_SEL
4
J19 shorted open
GROUND
GROUND GROUND J21 SELF_BUS2(DNF)
R266 30K
R322 0R
VBUS0
GROUND
GROUND
2 1
C
VBUS0 Self-powered/Bus-powered Configuration J12 1-2 shorted 2-3 shorted
GROUND
J21 shorted open
Bus-powered Self-powered
USB0_D-
USB1-Host
T12 VBUS1(DNF)
5VUSB
*L3 and R276 are same footprint & position. *L3 and R276 are alternate fit only.
Board_VCC U14 MIC2025-1YM R274 0R
R275 100K
B
1
EN
2
FLG
3
GND
4
NC
L3 BLM21PG600SN1(DNF)
OUT
8
IN
7
OUT
6
NC
5
R276 0R + C76 120uF
USB1 Host
IN = 5VUSB GROUND
1 A
D9 HZM6.2Z4MFA-E
K4 K1
GROUND
2
100nF
K3 K2
C75 T13 USB1OVRCURA(DNF)
4 3 2 1
GND D+ DVBUS
B
R277 0R
3
4
FRAME
D7 HZU6.8Z-E
USB1VBUSEN-B
5
5
USB1OVRCURA R270 22R
USB1DP
GROUND
R271 22R
USB1DM
GROUND
GROUND GROUND R272 15K
GROUND
A
R273 15K
GROUND
A
Renesas Solutions Corp. Title RSK+RX62N [USB] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
11
of
12
5
4
3
2
1
Ethernet VDDIO
VDD33
VDDIO
+ C79 3.3uF R295 10K
GROUND
+ C81 10uF
C82 10nF
GROUND
+ C83 3.3uF
GROUND
22 6 1 23 24 26 27
TX_CLK TX_EN nINT/TX_ER/TXD41 TXD0 TXD1 TXD2 TXD3
20 19 21 18 17 16 15
RX_CLK/REGOFF RX_DV RX_ER/RXD4 RXD0/MODE0 RXD1/MODE1 RXD2/MODE2 RXD3/nINTSEL COL/RMII/CRS_DV
100R 100R 100R 100R 100R 100R 100R
CLKIN/XTAL1 XTAL2
C90 15pF(DNF)
R310 330R
RXN
31
EXRES1
34
R303 12K4 GROUND
SPEED100/PHYAD0
VDDIO SPEED GREEN R308 330R
9 T15 LINK(DNF)
LINK/PHYAD1
10
ACTIVITY/PHYAD2
FDUPLEX/PHYAD3
12
VDD_CORE R300 10K(DNF)
R299 10K
R298 10K(DNF)
R297 10K(DNF)
R296 10K(DNF)
C78 22pF
RD_POS CT2 RD_NEG C
9 10
NC CAP
1 2 12 11
LED_A_YELLOW LED_K_YELLOW LED_A_GREEN LED_K_GREEN
R317 0R
DUPLEX GREEN
AGNDA
GROUND
R309 330R
8
VDD33 = Board_VCC VDDIO = Board_VCC VDDA3.3(AVDD) = Board_VCC VDD_CORE = Internal +1.8V Regulator
B
R315 0R(DNF)
R314 0R(DNF)
GROUND
R313 0R(DNF)
+ C88 4.7uF
R312 0R(DNF)
C87 100nF
GROUND
7 6 8
ETLINKSTA
T17 DUPLEX(DNF)
X4 25MHz
TD_POS CT1 TD_NEG
C95 22nF
GROUND
11
3 5 4
SHIELD=AGNDA
T16 ACT(DNF)
R302 1M
GROUND
R311 330R
T14 SPEED(DNF)
R301 0R
C77 22pF
VDDIO
10pF(DNF)
14 13
32
C91
CRS/PHYAD4
RXP
10pF(DNF)
3
28
10pF(DNF)
36
R288 100R
TXN
C92
R287 100R
ETCRS
C89 15pF(DNF)
C93
ETCOL
ETHERNET J3011G21DNLT
10pF(DNF)
R280 R281 R282 R283 R284 R285 R286
TXP
29
R316 10R
C94
ETRXCLK ETRXDV ETRXER ETRXD0 ETRXD1 ETRXD2 ETRXD3
7 25 30 33 35
AVDD
R307 49R9
R279 100R
VDD33 VDDIO VDDA3.3 VDDA3.3 VDDA3.3
AVDD
R306 49R9
MDIO MDC
B
D
R305 49R9
4 2
2
AVDD
R304 49R9
nRST
R278 100R
1
VDD33
L6 BLM18BA100SN1
5
L5 BLM18BA100SN1
C
C86 10nF
Board_VCC
U15 LAN8700i
ETTXCLK ETTXEN ETTXER ETTXD0 ETTXD1 ETTXD2 ETTXD3
C85 10nF
VDDIO
RESn ETMDIO ETMDC
C84 10nF
L4 BLM18BA100SN1
R290 1K5
R289 1K5
R294 10K(DNF)
R293 10K
R292 10K
R291 10K
D
C80 10nF
AVDD
PYH Pins
PHY ADDR
LED0
PHYAD0
1
LED1
PHYAD1
1
LED2
PHYAD2
1
LED3
PHYAD3
1
PHYAD4
1
GROUND
PHY address '11111' = 0x1F = 31d
A
A
Renesas Solutions Corp. Title RSK+RX62N [Ethernet] Size Date: 5
4
3
2
Document Number RJJ99J0073-0151 Monday, May 09, 2011
Rev 1.51 Sheet 1
12
of
12
