Preview only show first 10 pages with watermark. For full document please download

Similar Pages

   EMBED


Share

Transcript

SDI/AES Synchronizer Processor DESCRIPTION The AVS-3901-B,C is a single module for high quality audio and video synchronization which synchronizes AES audio signals with an associated video signal. A DARS and genlock reference inputs provide for AES-11 compliance. AES input and output ports provide full bandwidth 16 / 20 / 24-bit capability, as well as compressed (Diamond, DOLBY-E) pass-through capability. One SDI input with two outputs are provided. This module, as is the case with all modules in the NEO family, can be controlled locally via a front-edge display or by remote communications allowing for remote control, monitoring and diagnostics using hardware control panels and/or a GUI. This module can be used in combination with other NEO modules to provide added video and audio capabilities such as audio tracking delay and hot-switching. AVS-3901 FEATURES SDI video input with two processed video outputs Two AES streams (unbalanced or balanced) input and output Unbalanced DARS input (balanced input available on -B option) Genlock reference input with loop through Internal audio processing amplifier Selectable 16 / 20 / 24 bit audio processing Audio re-sampling for 32-108kHz AES outputs, with bypass for data over AES operation Diamond or Dolby-E) C, U & V bittransparency Command Control System (CCS) Enabled DejaView intelligent settings recovery system FS Function Vertical Phase Horizontal Phase Frame Sync Mode Video OP Mode Freeze Type Force Freeze Video IO Delay FB Video Frozen Fade Rate Track Video USER CONTROL VARIABLES/CARD EDGE INDICATORS SDI IP Video Std Set Selects the line standard for the incoming digital video. SDI IP Video Std Returns the detected SDI input video signal standard. SDI IP Video Present Returns the presence of the SDI input signal. EDH Err Poll Defines the polling interval for the EDH error detection. EDH Present Returns the presence of EDH from the input SDI signal. EDH Error Counter Returns the number of occurred EDH errors. EDH Error Clear Clears the EDH Error Counter. AES In Present Detects the presence of AES Input signals. AES1 In Data Format Selects the input format for IN 1. AES2 In Data Format Selects the input format for IN 2. Delay: AES1 In A Delay adjustment for AES1 In A Channel. Delay: AES1 In B Delay adjustment for AES1 In B Channel. Delay: AES2 In A Delay adjustment for AES2 In A Channel. Delay: AES2 In B Delay adjustment for AES2 In B Channel. Gain: AES1 In A Gain adjustment for AES1 In A Channel. Gain: AES1 In B Gain adjustment for AES1 In B Channel. Gain: AES2 In A Gain adjustment for AES2 In A Channel. Gain: AES2 In B Gain adjustment for AES2 In B Channel. Invert: AES1 In A Inverts the AES1 In A Channel. Invert: AES1 In B Inverts the AES1 In B Channel. Invert: AES2 In A Inverts the AES2 In A Channel. Invert: AES2 In B Inverts the AES2 In B Channel. Out 01-16 Source Select Selects the source for Output Channel 01-16. Output Dither Mode Selects the Dithering Mode for all outputs. Out 01-16 Dither Resln Selects the Dithering Resolution for Output Channel 01-16. NEO Audio OP Mode Audio Sync Bypass Down Bus Enable DARS Input Delay DARS Signal Present DARS Lock to Ref GL Video Std Set GL Video Std Fb GL Video Present GL Locked GL Burst Present GL SC/H Error GL Lock Source Software Version Factory Recall Controls the insertion of FS circuit in signal processing path. Adjusts the vertical timing. Adjust the horizontal timing. Selects the operational mode for the Frame Synchronizer. Selects the output video mode when the input video is disrupted. Selects a type of video freeze. Forces the output video to freeze. Returns the input to output delay within the Frame FIFO memory. Returns the output video frozen status. Controls the rate of fading when channels are swapped or muted. Tracks automatically the delay introduced by the video frame synchronizer. Selects the output audio mode when the input video is disrupted. Bypasses the Audio Synchronize function. Allows passing of signals to downstream card for concatenated function. Delay adjustment for DARS Input signal. Returns the presence of input DARS signal. Returns the locking status of DARS Input with respect to external reference video signal. Sets the Genlock Standard (NTSC PAL_B PAL_M or AUTO) Returns the detected external reference signal standard. Returns the presence of the video signal from the external reference source. Returns the locked status of the external reference signal. Returns the presence of the Burst signal from the external reference source. Returns the detected SC/H relationship from the external reference source. Selects the reference source for the on-board Genlock circuitry. Reports the software version. Recalls the factory setting. SDI/AES Synchronizer Processor CARD EDGE INDICATORS SDI Present Error 525 625 Freeze Indicates if video is present at the SD input Indicates if an error exists in the video SD input 525 video format 625 video format Video frame sync freeze status SPECIFICATIONS SMPTE 259M-C; 270 Mb/s, 525/625 component 10-bit BNC (IEC169-8) 75 ohmvs > 18dB to 270 MHz < 100 mV SERIAL DIGITAL VIDEO OUTPUT Standards Quantization Connector Impedance Return Loss Signal Level DC Offset Rise and Fall Time Overshoot Jitter UNBALANCED AES INPUT Connector Sensitivity Impedance Return Loss > SMPTE 259M-C; 270 Mb/s, 525/625 component 10-bit BNC (IEC169-8) 75 ohms > 18dB to 270 MHz 800mV ± 10% 0V ± 0.5V 400-700 ps (20 to 80% amplitude) < 10% of amplitude < 0.2 UI (740 ps) peak-to-peak AVS-3901-C NEO Video reference present Video reference locked Audio embedding error Audio synchronizer error DARS reference present BALANCED AES INPUT Connector Sensitivity Impedance Maximum Input Signal CMR UNBALANCED DARS INPUT Connector Sensitivity Impedance Return Loss BALANCED DARS INPUT Connector Sensitivity Impedance Maximum Input Signal CMR DB-25 (female) < 200 mV 110 Ohms ± 20% (0.1 to 6 MHz) 10 V (peak to peak) 0 to 7 V (0 to 20kHz) BNC (IEC169-8) < 100 mV 75 ohms > 25 dB, 0.1 to 6.0 MHz DB-25 (female) < 200 mV 110 Ohms ±- 20% (0.1 to 6 MHz) 10 V (peak to peak) 0 to 7 V (0 to 20kHz) GENLOCK INPUT AND LOOP THROUGH BNC (IEC169-8) < 100 mV 75 ohms 25 dB, 0.1 to 6.0 Mhz ORDERING INFORMATION AVS-3901-B Reference Present Reference Locked Embed Error Audio Sync Error DARS Present Specifications and designs are subject to change without notice. SERIAL DIGITAL VIDEO INPUT Standards Quantization Connector Impedance Return Loss Sensitivity AVS-3901 Number of inputs Input Level Connector Impedance Return Loss Common mode range Common mode rejection ratio For more information visit www.leitch.com SDI Video and AES Audio Synchonizer/Delay and Processor, 2 AES Balanced Input/Output SDI Video and AES Audio Synchonizer/Delay and Processor, 2 AES Coax Input/Output 1 (two loop-through implementation) 1 Vp-p ± 3dB BNC (IEC169-8) 75 ohms 40dB typically to 6 MHz 10Vp-p >60 dB at 60 Hz