Preview only show first 10 pages with watermark. For full document please download

Similar Pages

   EMBED


Share

Transcript

8. CIRCUIT DIAGRAM 1 2 5 4 3 7 6 8 9 10 2V8_VMEM 2V0_VRTC 2V8_VMEM 1V8_VCORE 2V8_VMEM C101 47n KDS121E PWR_HOLD 2 RPWRON R102 3 1 100K CLK_ON D101 13MHZ C109 NA X101 MC-146 3 2 VBAT C117 2.2u C R104 10M 4 1 U103 MDC3105LT1 L101 100nH 2 R107 4.7 TP120 3 VIN 1 GND 2 R108 1.5K VOUT USC0 USC1 USC2 USC3 USC4 USC5 USC6 C110 NA 32.768KHz 1 RESET CN104 MON_RX INDLED_G1 MON_TX CHRDET SLIDE MIDI_IRQ SPK_SEL JACK_DET LCD_ID HOOK_DET LCD_RST COMPASS_CS COMPASS_XYIN CHG_EN EOC MIDI_RST MIDI_PWR_EN MIDI_CS ROM_CS2 M14 M13 P14 P13 N12 M11 SW102 USC0 USC1 USC2 USC3 USC4 USC5 USC6 BSDO BSOFS BSDI BSIFS VSDI VSDO VSFS U101 AD6525ACA-REEL GPIO_0 GPIO_1 GPIO_2 GPIO_3 GPIO_4 GPIO_5 GPIO_6 GPIO_7 GPIO_8 GPIO_9 GPIO_10 GPIO_11 GPIO_12 GPIO_13 GPIO_14 GPIO_15 GPIO_16 GPIO_17 GPO_2 GPO_3 GPO_4 GPO_7 GPO_8 GPO_9 GPO_10 GPO_11 GPO_16 GPO_17 GPO_18 GPO_19 GPO_20 GPO_21 DISPLAYCS VOL_UP 2 3 VR101 4 5 VR103 1 R118 KEY_COL1 4 680 VR102 2 3 5 R119 680 R120 680 TCK J2 K2 K1 J3 K3 J1 H1 H2 G2 F2 F1 E2 D1 E1 D2 J14 L10 K13 K12 J13 KEY_ROW0 KEY_COL0 C4 E4 B4 A4 C3 KEYPADCOL0 KEYPADCOL1 KEYPADCOL2 KEYPADCOL3 KEYPADCOL4 MCLK MCLKEN RESET ARSM ATSM ASDO ASDI ASFS A1 G1 K5 DVDD1 DVDD2 DVDD3 REFCAP REFOUT AUXADC1 AUXADC2 AUXADC3 AUXADC4 BSDI BSIFS BSDO BSOFS VSDO VSDI VSFS F9 E9 C9 D9 E10 D10 C10 B10 TXIP TXIN TXQN TXQP RXIP RXIN RXQP RXQN A10 H9 2V8_VMEM AFC TX_RAMP A8 A7 A6 A5 B5 A4 R103 120K COMPASS_OUT BAT_TEMP R105 1K BOARD_TEMP C112 C113 MON_VBAT 39p 0.1u C115 C111 C114 10p 39p 1u (1608) R106 82K C116 39p C CLOSE TO AD6521 VINAUXP VINAUXN VINNORP VINNORN H10 G10 J10 K10 39p 39p 39p BUZZER VOUTNORP VOUTNORN VOUTAUXP VOUTAUXN HEADSET_MIC_P HEADSET_MIC_N MIC_P R109 C122 C123 C124 LCD_CS C120 100 39p R111 C125 100 C121 0.1u MIC_N 39p J6 CLOSE TO AD6521 K8 K7 K9 K6 REC_P REC_N HEADSET_SPK_P C126 C129 C130 39p 39p 0.1u VBAT VSIM VSIM INDLED_G2 SIM_RST SIM_EN SIM_CLK SP102 AFCDAC RAMPDAC U102 AD6521 B4 IDACOUT A3 IDACREF PWR_HOLD DIM_CNTL RF_EN INDLED_R1 INDLED_R2 ANT_SW1 GATE_EN ANT_SW2 PA_EN PA_BAND RF_PWR_DWN S_EN S_DATA S_CLK LCD_BL KEY_BL BB ITXP ITXN QTXN QTXP IRXP IRXN QRXP QRXN J4 RXON K4 TXON R114 220K VSIM D J100 R117 20K 4 5 6 10 9 C136 KEY_COL0 KEY_COL1 KEY_COL2 KEY_COL3 KEY_COL4 B2 TDI B1 TDO C2 TMS C1 TCK TDO_0 F3 G4 G2 G1 G3 H3 H2 M5 47n GND1 VPP IO GND5 GND4 VCC RST CLK GND2 GND3 R115 100 1 2 3 7 8 NA MON_VBAT SIM_RST SIM_CLK C137 1000p C133 220n SP104 SP101 SP103 R116 C134 0.01u C135 0.01u 220K C138 NA SP105 J1 K1 P3 L6 L8 P12 L11 C13 A12 D7 B6 D3 1 GPIO_22 GPIO_23 GPIO_24 SIMCLK SIMDATAOP KEYPADROW0 KEYPADROW1 KEYPADROW2 KEYPADROW3 KEYPADROW4 TMS D1 D2 E1 A1 C1 E2 F1 F2 A7 GPO_22 C5 GPO_23 L13 GPCS1 M12 GPCS0 A6 F4 D4 B5 A5 TDO_1 TDI G13 G12 H12TP118 F14 F13 H11 F12 E14 E13 G11 E12 D14 D13 F11 C108 100K 47n JTAGEN GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10 GND11 VSSRTC VOL_DOWN KEY_ROW0 KEY_ROW1 KEY_ROW2 KEY_ROW3 KEY_ROW4 A2 E3 VPEG1 CLKOUT CLKOUT_GATE GPO_24 GPO_5 GPO_6 ASDI ASDO ASFS D SW101 K11 B1 GPO_0 C2 GPO_1 L12 CLKIN B3 OSCOUT A3 OSCIN N14 RESET D11 D10 B12 C11 D9 B11 A11 C10 D8 A10 C9 C7 B9 A9 B8 A8 D6 B7 VDDRTC B14 B10 C6 D5 L2 N5 N9 N13 L9 RAMCS ROMCS WE LWR HWR RD R101 C107 C180 10u DSR J11 GPIO_21 J12 GPIO_20 H13 GPIO_19 H14 GPIO_18 B2 PWRON G14 CLKON C14 D12 A14 A13 E11 C12 B13 L14 2V55_VAN 1V8_VCORE 2V8_VMEM NC1 NC2 NC3 NC4 RAM_CS ROM_CS1 WR LBS UBS RD JTAGEN DATA00 DATA01 DATA02 DATA03 DATA04 DATA05 DATA06 DATA07 DATA08 DATA09 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 DGND1 DGND2 B GPIO_32 N6 P6 M6 N7 M7 L7 P8 N8 M8 P9 M9 P10 N10 M10 P11 N11 J9 B9 B6 B7 RD UBS LBS ROM_CS1 RAM_CS CLK_ON ROM_CS2 AA DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 A2 J5 TP111 TP112 TP113 TP114 TP115 TP116 TP117 ADD0 ADD1 ADD2 ADD3 ADD4 ADD5 ADD6 ADD7 ADD8 ADD9 ADD10 ADD11 ADD12 ADD13 ADD14 ADD15 ADD16 ADD17 ADD18 ADD19 ADD20 ADD21 ADD22 F10 A9 J8 TDI GND H4 J3 J2 J4 K3 K2 K4 L4 L1 L3 L5 M1 M2 N1 P1 N2 P2 N3 M3 P4 N4 M4 P5 AVDD1 AVDD2 AVDD3 VBAT JTAGEN ADD00 ADD01 ADD02 ADD03 ADD04 ADD05 ADD06 ADD07 ADD08 ADD09 ADD10 ADD11 ADD12 ADD13 ADD14 ADD15 ADD16 ADD17 ADD18 ADD19 ADD20 ADD21 ADD22 VEXT1 VEXT2 VEXT3 VEXT4 TDO_1 RPWON WR TDO_0 TCK TMS TDO_1 RPWRON VBAT TDI JTAGEN VSIM TMS TP101 TP102 TP103 TP104 TP105 TP106 TP107 TP108 TP109 TP110 VMEM1 VMEM2 VMEM3 VMEM4 TCK H1 P7 K14 C8 TDO_0 47n VCC1 VCC2 VCC3 VCC4 _F_WE C104 47n 47n 47n JTAG1 A C102 47n C103 C106 AGND4 AGND3 AGND2 AGND1 C105 B3 J7 B8 G9 JTAG PORT VR104 Section Date Designer 05/21 2004 LEE S.Y. Checked 05/21 2004 KIM B.Y. YOUN K.J. Approved 05/21 2004 CHO J.G. Sheet/ Sheets Sign & Name MODEL F7100 SPFY0068901 1/4 GUIDE HOLE OJ1 E OJ2 OJ3 OJ4 Iss. 1 2 3 4 Notice No. Date Name LG Electronics Inc. DRAWING NAME MAIN DRAWING NO. V1.1 5 LGIC(42)-A-5505-10:01 LG Electronics Inc. - 91 - 8. CIRCUIT DIAGRAM 1 3 2 4 6 5 7 8 10 9 2V8_VMEM VBAT 10K U201 TH50VPF5783AASB J9 VSS0 G3 VSS1 _CEF1 _CEF2 _OE A1 _WE NC0 A10 NC1 _BYTE B1 NC2 B10 NC3 C1 RY_BY NC4 F1 NC5 _WP_ACC F6 NC6 _RESET F9 NC7 F10 NC8 G1 NC9 G6 NC10 _LB G10 _UB NC11 L1 _CE1PS NC12 L10 CE2PS NC13 M1 NC14 DU1 M10 NC15 DU2 B CLK_ON SIM_EN C202 C203 0.1u 1000p 9 10 12 6 14 4 7 13 R203 0.33 VBAT Q201 S G D4 D3 D5 D2 D6 D1 5 D201 6 CUS02 7 4 3 2 8 ROM_CS2 ROM_CS1 RD WR 2 VAN 33 GND GATE_EN GATE_EN A 18 2V55_VAN 21 2V75_VTCXO 23 2V8_VMEM 2V0_VRTC 25 VMEM VRTC REFOUT _RESET MVBAT 1 CHG_EN TP204 VTCXO GATEDR GATEIN ISENSE CHRDET CHGEN BATSNS CHRIN EOC CHRDET TP203 1V8_VCORE VSIM TCXOEN 1 SIMEN 15 RESCAP 8 SIMVSEL C253 10u (1608) VSIM VCORE 28 VCHARGE TPCF8102 H2 F5 H3 C6 H9 19 30 _PWRONKEY 31 ROWX 29 PWRONIN POWERKEY KEY_ROW0 RPWRON 10u C252 (2012) VRTCIN VBAT R202 100K AGND C204 0.1u ADD01 ADD02 ADD03 ADD04 ADD05 ADD06 ADD07 ADD08 ADD09 ADD10 ADD11 ADD12 ADD13 ADD14 ADD15 ADD16 ADD17 ADD18 ADD19 ADD20 ADD21 ADD22 NC1 NC2 NC3 20 3 26 R204 100 16 RESET C205 0.1u 5 C206 100p C208 0.22u C211 2.2u C209 2.2u (1608) (1608) (1608) 17 24 32 C213 0.1u C212 C210 0.22u 2.2u C207 100p C214 0.1u (1608) (1608) R205 10K 27 J5 VCCF1 G5 VCCF2 J6 VCCPS 22 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 VBAT DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 VBAT2 DATA00 DATA01 DATA02 DATA03 DATA04 DATA05 DATA06 DATA07 DATA08 DATA09 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 A C201 0.1u VCHARGE G2 F2 E2 D2 F3 E3 D3 C3 C7 E7 F7 C8 D8 E8 F8 D9 G9 F4 E4 D7 E6 E9 EOC TP202 11 J3 G4 K4 H5 H6 K7 G7 J8 K3 H4 J4 K5 J7 H7 K8 H8 TP201 2V8_VMEM R201 DGND 2V8_VMEM U202 ADP3522XCP-3 CHRDET B BAT1 CHG_EN E5 C5 D5 EOC RESET C4 D4 J2 D6 K6 R207 G8 R210 R209 2V8_VMEM R206 10K LBS UBS RAM_CS KEY_BL1 100K KEY_BL2 2V8_VMEM Q202 IMX9T110 SP206 NA NA R230 KEY_BL 2V8_VMEM 1.5K R233 1 6 2 5 3 4 R231 R232 20 20 100K R208 0 3V3_VMIDI C VBAT 1 U206 LP3981ILD-3.3 6 VOUT VEN 2 C219 2.2u (1608) 3 VIN BYPASS VOUT_SE GND1 GND2 C238 10u 2V8_VMEM 2 GND 5 NC Vin VOUT C221 0.1u 7 C220 3 2V5_JACK C227 0.1u R218 C232 2V8_VMEM 2V8_VMEM C234 0.1u C236 R229 20K C250 C235 39p 33u R221 R222 3.3K 1M VIN+ 1 JACK_DET OUT E (1608) C251 R223 1M 10u VCC GND VIN+ 3 2 U207 MAX9075EXK-T 3 VCC 1 GND C240 47p R220 620K EQ3 14 D0 D1 D2 D3 D4 D5 D6 D7 LED MTR 2 19 R213 82K PLLC 9 VREF 32 IOVDD 7 VDD 8 VSS 2V8_VMEM U203 C217 SPOUT1 SPK+ 17 9 2 NO1 COM2 8 COM1 SPOUT2 SPK- 16 C223 47p 47p R215 6 5 NC1 12 GND 10p C226 C228 10p 2 C225 10p VA201 SP201 SP202 VA202 D 10p SPK_SEL R216 REC_N 12 CN210 1 NC2 C224 REC_P C229 0.1u REC_SPK+ 7 IN1 C222 47p IN2 4 18 3V3_VMIDI SPVSS REC_SPK- C218 3 OUT C231 R217 10p 100K AVL14K02200 AVL14K02200 HOOK_DET U205 MAX9075EXK-T 5 1 3 4 2 R224 4.7 R226 4.7 C260 NA C239 47p J201 Section Date Designer 05/21 2004 LEE S.Y. Checked 05/21 2004 KIM B.Y. YOUN K.J. Approved 05/21 2004 CHO J.G. VA203 VA204 Headset jack R227 1M SP203 SP204 SP205 Iss. 2 10 NO2 39p AVL14K02200 AVL14K02200 1 NLAS4684MR2 1 V+ U204 YMU762 6 C216 390p 2 R214 330K VIN- 4 13 5 VIN- 4 0.1u 5 12 EQ2 C C215 0.01u R212 33K 39p HEADSET_MIC_P C237 39p EQ1 SP207 20 C233 HEADSET_SPK_P 2V8_VMEM 2V8_VMEM HPOUT_L R235 20 11 10 SPVDD 15 C230 0.1u 2.2K R219 20K HEADSET_MIC_N 0.1u 3.3K HPOUT_R _WR _IRQ R228 1000p C255 1uF CLK1 _RST 30 A0 31 _RD 29 5 _CS NC 27 26 25 24 23 22 21 20 DATA08 DATA09 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 4 R234 1 4 28 3 WR MIDI_IRQ NCP563Q25T1 C254 1uF D 0 4 2V5_JACK U208 1 MIDI_PWR_EN R211 13MHZ MIDI_RST ADD00 RD MIDI_CS 3 4 Notice No. Date Name Sign & Name MODEL LG Electronics Inc. F7100 Sheet/ Sheets 2/4 DRAWING NAME DRAWING NO. Audio,Memory,Power V1.1 5 LGIC(42)-A-5505-10:01 LG Electronics Inc. - 92 - 8. CIRCUIT DIAGRAM 2 3 4 5 6 8 7 9 10 VBAT VBAT INDICATOR LED TP301 C352 <- TO KEYPAD 1uF CN310 VBAT KEY_COL2 KEY_COL1 KEY_COL0 KEY_BL1 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 KEY_COL4 KEY_COL3 KEY_ROW4 KEY_ROW3 KEY_ROW2 KEY_ROW1 KEY_ROW0 SLIDE POWERKEY KEY_BL2 VA305 C304 C305 VA301 VA302 VA303 VA304 1u B 1u VA310 VA312 VA308 VA306 VA309 VA313 VA311 VA307 C306 1u VCHARGE 28 R301 100K 27 26 CN302 MIC_N MIC_P 1 I/O CONNECTOR R306 47 R307 47 R308 R355 47 47 R302 100K R303 100K 4 2 USC4 R311 R312 R313 47 47 47 R314 47 R315 47 R316 0.1u USC6 USC3 0.1u VCC 6 1 5 2 4 3 6 NO R326 COM 5 4 C311 0.1u NC R339 4.7K 10K GND 3 R331 47K IN 1 IMX9T110 Q301 0 RPWRON R351 100 RPWRON DSR VCHARGE C312 27p R352 270 3 1 4 2 39p 29 R370 10K C370 0.1u B VBAT C307 25 INDLED_G1 10K VBAT R350 47 R327 R332 47K Q302 MAX4599EXT-T MON_RX USC0 47 R317 2 R324 10K INDLED_R1 MON_TX USC2 USC1 SP302 SP303 C310 C309 USC5 A SML-521MUWT86 LED301 VBAT VCHARGE R304 100K C371 0.1u SP305 0 C354 1uF 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 C308 27p R319 270 3 R305 BAT_TEMP 2V55_VAN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 R318 100 2V8_VMEM 2 2V8_VMEM A C353 47p SP301 BOARD CONNECTOR VCC SML-521MUWT86 LED302 SP306 1 6 NO INDLED_R2 COM R371 10K GND 6 1 5 2 4 3 R353 INDLED_G2 IN 3 C372 0.1u 5 NC 1 4 R372 4.7K Q304 MAX4599EXT-T R373 47K 10K R354 47K IMX9T110 Q303 128 x 160 LCD CONNECTOR R374 2V8_VMEM RPWRON 0 VBAT C C CN303 LCD_BL LCD_CS ADD01 DATA00 DATA02 DATA04 DATA06 DATA08 DATA10 DATA12 DATA14 R328 R329 R333 R335 R337 R340 R342 R344 R346 R348 1 2 3 4 5 6 7 8 9 10 11 12 13 1K 1K 1K 1K 1K 1K 1K 1K 1K 1K DIM_CNTL C313 C314 C315 27p 27p 27p C316 C317 C318 C319 C320 C321 C322 C323 C324 C325 C326 C327 C328 C329 C330 C331 C332 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 26 25 24 23 22 21 20 19 18 17 16 15 14 R330 R334 R336 R338 R341 R343 R345 R347 R349 LCD_RST WR DATA01 DATA03 DATA05 DATA07 DATA09 DATA11 DATA13 DATA15 1K 1K 1K 1K 1K 1K 1K 1K 1K LCD_ID C333 27p C334 C335 C336 C337 C338 C339 C340 C341 C342 C343 C344 C345 C346 C347 C348 C349 C350 C351 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p 27p SP304 D D AICHI STEEL COMPASS 2V8_VMEM U304 1 R361 2 COMPASS_CS C355 1K 27p C356 27p 3 GND1 GND2 CS OUT VDD XYIN 6 5 R363 R364 4 1K (1%) 1K R500 (1%) 3.9K (1%) AMI201 C358 10u E Section Date Sign & Name Designer 05/21 2004 LEE S.Y. 05/21 KIM B.Y. 2004 YOUN K.J. 05/21 2004 CHO J.G. COMPASS_OUT C357 0.1u R365 Checked COMPASS_XYIN C359 1K 27p C360 27p Approved Iss. 1 2 3 4 Notice No. Date Name MODEL LG Electronics Inc. DRAWING NAME DRAWING NO. F7100 Sheet/ Sheets 3/4 I/O conn,LCD conn V1.1 5 LGIC(42)-A-5505-10:01 LG Electronics Inc. - 93 - 8. CIRCUIT DIAGRAM ANT3 ANT2 ANT1 TP401 C460 0 C401 RF_PWR_DWN TP402 C461 NA S_EN TP403 1.5p S_CLK TP404 R401 5p S_DATA VBAT Closed to Pin 4 C402 GND1 NA GND2 GND4 GND3 C403 G1 C404 C405 18p 47p C406 22p 15K R403 100 R404 100 TX_RAMP AD6535_PA PA_EN GPO_16 PA_BAND GPO_17 22 23 20 24 25 26 21 GND8 GND9 GND10 GND11 GND12 GND13 7 6 47 C410 C407 C408 C409 27p 27p R407 130 39p 33p GSM_OUT 9 C413 VREG 5 NA RF3133 U401 VCC_OUT 10 5 EGSM_TX 3 DCS_TX R406 130 VRAMP 3.9nH C412 0.5p R405 GSM_IN 8 L401 FL401 GND14 VCC1 22p VBATT 4 TX_ENABLE 3 BAND_SELECT 2 GND2 C414 1 DCS_OUT GND1 RF2.85V R309 DCS_IN R408 150 13 14 GND3 GND7 GND4 15 VC1 VC2 19 12 GND5 L402 4.7nH 18 10 EGSM_RX 1 DCS_RX VCC2 GND6 11 7p 16 C416 2p 17 8 ANT GND1 GND2 GND3 GND4 GND5 GND6 GND7 R402 33u RF2.85V C411 36 C417 R409 150 C415 1000p 13MHZ C418 100p 10p RXQP C419 RF2.85V 39p 11 2 RXQN SHS-C090DR RXIP 22 23 24 25 26 27 28 29 30 31 32 C420 2p 2 3 FL402 C423 1 G1 O1 L403 IN G2 O2 27p B7820 5 4 22nH C424 2p C426 1.5p 2 3 FL403 1 RFIGN RFIGP RFIDN RFIDP RFIPN RFIPP GND1 GND8 GND7 GND6 GND5 G1 O1 IN L404 G2 O2 U402 SI4205 39p RXQN RXIP RXIN TXIP TXIN TXQP TXQN RXIN 1 2 3 4 5 6 7 TXIP C425 39p TXIN TXQP RF2.85V C427 39p 6.8nH TXQN B7821 5 4 ANT_SW2 RFOD RFOG DIAG1 DIAG2 XEN XOUT RXQP GND2 GND3 GND4 VDD2 21 20 19 18 17 16 15 36 35 34 33 SDI SCLK _SEN SDO _PDN VDD1 XIN C422 C421 22n 14 13 12 11 10 9 8 4 6 7 9 12 13 14 C450 SW401 KMS-507 RF G2 ANT 18p C428 C429 0.022u GPO_11 C430 22p 1.5p C433 27p C431 100p 2V75_VTCXO ANT_SW1 GPO_9 X401 R412 C436 10p ANT_SW1 3 4 DCS_TX L H GSM_TX H L L L RX OUT VCONT R413 1 VCC C437 2.2u (1608) GND AD6535_AFCDAC AFC 100 ANT_SW2 C434 1000p 2 15K 13MHz RF_PWR_DWN GPO_4 S_EN GPO_19 S_CLK GPO_21 S_DATA GPO_20 RF2.85V VBAT RF2.85V U410 R414 10K 5 C438 BOARD_TEMP 0.01u R499 10u C456 4 OUT BYP 1 IN 2 GND 3 EN CLK_ON MIC5255-2.85BM5 10u C457 Section Date Designer 05/21 2004 LEE S.Y. Checked 05/21 2004 KIM B.Y. YOUN K.J. Approved 05/21 2004 CHO J.G. 6.8K R489 RF BOARD TEMPERATURE Iss. Notice No. - 94 - Date Name Sign & Name Sheet/ MODEL LG Electronics Inc. F7100 DRAWING NAME RF DRAWING NO. V1.1 Sheets 4/4 8. CIRCUIT DIAGRAM KEY 2 1 LEFT 3 MENU R600 KEY_ROW1 1K SP602 SP601 SP600 END SP603 UP 6 5 4 SELECT KEY BACKLIGHT POWERKEY VBAT VBAT R602 SP604 KEY_ROW2 1K SP607 SP606 SP605 7 SP608 RIGHT 9 8 SEND R604 20 R614 R605 20 R606 20 R607 20 R609 20 R608 20 R610 20 R611 20 R612 20 R613 20 KEY_ROW3 1K SP609 STAR SP611 SP610 SHARP 0 SP612 DOWN CONFIRM LD600 LD601 LD602 LD603 LD604 LD605 LD606 LD607 LD608 LD609 R616 KEY_ROW4 1K SP614 SP613 SP615 SP616 SP617 KEY_BL1 CLR KEY_BL2 R617 KEY_ROW0 1K SP618 R618 1K KEY_COL0 R620 1K KEY_COL1 R621 1K KEY_COL2 R622 1K KEY_COL3 R623 1K KEY_COL4 2V55_VAN Hall Effect Switch R601 1K 2V8_VMEM R619 10K C600 10u R603 A3212EEH U600 C601 2K VA600 AVL5M02-200 3 GND1 39p MIC_P C602 MIC 2 1 SLIDE MIC R615 CN600 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 MIC_N MIC_P KEY_COL2 KEY_COL1 KEY_COL0 KEY_BL1 C608 1u 3.6K 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 7 4 5 6 C605 1uF 1uF C603 39p PGND GND2 NC2 VDD C604 39p MIC_N 2V8_VMEM NC1 2 OUTPUT 1 VA601 AVL5M02-200 KEY_COL4 KEY_COL3 KEY_ROW4 KEY_ROW3 KEY_ROW2 KEY_ROW1 KEY_ROW0 SLIDE POWERKEY KEY_BL2 Section Date Designer 04/28 2004 Sign & Name LEE S.Y. 04/28 KIM B.Y. 2004 YOUN K.J. C609 1u Checked Approved Iss. Notice No. Date Name 04/28 Sheet/ MODEL CHO J.G. DRAWING NAME F7100 Sheets 1/1 SPEY0021101 KEYPAD 2004 LG Electronics Inc. DRAWING NO. Ver.1.0 LG Electronics Inc. - 95 - 9. PCB LAYOUT - 96 - 9. PCB LAYOUT - 97 -