Transcript
OEM OPERATINGAND SERVICE MANUAL TM848-1 ANDTM848-2 DISK DRIVES 48 TRACKS PER INCH
mn
d u n
co Rpo RATIDN
20320 PRAIRIE STREET CHATSWORTH, CA 91311 TELEPHONE NO.: ( 2 1 3 ) 993-6644 TWX NO.: 9 1 0 494 1 721 T EL.EX NO.: 1 9 4 7 9 4 COPYRIGHT 1982 TANDON COR P O R ATION
The information contained in this document is the property of Tandon Corporation. It may not be duplicated in full or part by any person without prior written approval. The material in this document is provided for informational purposes, and is subject to change by Tandon Corporation.
T ABLE OF CONT E N T S Section Number
Title of Section
Page Number
SECTION I INTRO D U C T ION TO THE TM848 FAMILY OF DISK DRIVES l. 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.10.1 1.1 0.2 1.1 0.3 1.11 1.12 1.13 1.14 1.15 1.1 5.1 1.1 5.2 1.1 5.3 1.1 5.4 1.1 5.5 1.1 6 1.1 6.1 1.1 6.2 1.17 1.1 7.1 1.1 7.2 1.1 7.3 1.18 1.19 1.1 9.1 1.1 9.2 1.1 9.3 1.1 9.4 1.1 9.5 1.1 9.6 1.1 9.7 1.1 9.8 1.1 9.9 1.1 9.1 0 1.1 9.1 1 1.1 9.1 2 1.1 9.1 3 1.1 9.1 4 1.1 9.1 5 1.1 9.1 6 1.1 9.1 7
Introduction. Purpose Of The Drive Physical Description of The Drive Functional Description of The Drive Diskettes Mechanical and Electrical Sepcifications Power Requirements Interface Circuit Specifications
Incoming Inspection Checks and Procedures Interface Connections Mounting The Drive.
Hardware . Dust Cover Cooling System Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . Diskette Care, Handling and Storage . Write Protect. O peration of The Drive . . . . . Organization of The Drive Components of The Drive Index Pulse Drive Status Logic . Spindle Drive System Positioner Control Data Electronics Interface Electronics Interface Connector Pin Assignments, P13. Power Connector Pin Assignments Terminated Lines . Input Line Terminations From Removable Resistor Pack. Drive Select. Program Shunt. DS and HL Power Save Options User-Selectable Options .. D rive Select DS1- D S 4 . Side Select Options Using Drive Select 1B-4 B . In Use From Drive Select . I n Use From Head Load . . Ready Alternate Output Pad Radial Ready Ready Modified.
Radial Index Index Alternate Output Pad In Use Altenate Output Pad Diskette Lever Lock Latch Option Disk Change Two-Sided Diskette Installed. Stepper Power From Drive Select Stepper Power From Head Load Line Head Load Alternate Output Pad Option R adial Head Load Signal Option .
. 1-1 . 1-1 . 1-1 . 1-1
. 1-2 I-2 . 1-2 . 1-2 . 1-2 1-5 . 1-5 . 1-6 . 1-6 .. 1-6 1-6 1-7 1-7 1-7 1-7 1-8 1-8 1-9 1-9 1-9 1-12 1-12 1-12 1-14 1-14
1-14 .. 1-14 1-17 1-1 7
1-18 1-18 1-18 1-18 1-18 1-1 9 . 1-19 1-1 9 1-20 1-20 1-20 1-20 1-20 1-21 1-21 1-21 1-21
Section Number
Title of Section
Page Number
1.1 9.1 8 1.1 9.1 9 1.1 9.20 1.1 9.21 1.1 9.22
Inhibit Write When Write Protected Allow Write When Write Protected . Head Side Select Options S1 - S3 Spindle Motor Control Options M1 - M4 Motor Control Select Options MC1 - MC4.
1-21 1-21 1-22 1-22 1-22
S ECTION II M A I N T E N A N C E 2. 2.1 2.1.1 2.2 2.2.1 2.3 2.4 2.4.1 2.4.2 2.4.3 2.5 2.6 2.7 2.8
5. 5.1 5.2 5.3 5.4 5.5 5.6 5.7
.. 3-1 .. 3-1 3-1 32 .. 3-7
T R O U B L E S H O O T I N G G U ID E
Introduction. Not Ready and/or No Index. W ill Not Seek or Restore. . . . Will Not Write Will Not Read. Activity L.E.D. Inoperative No Track 00 Sensor Indication. Drive Motor Will Not Start When Door Latched .
S ECTION V
2-1 2-1 22 2-4 2-5 2-6 2-6 2-7 2-8 2-8 2-9 2-10 2-10
PR IN T E D C I R C UIT BOARD OPERATION
Introduction. Physical Description of The Circuit Board . Interface Electronics Specifications Input Control Lines O utput Control Lines . . . . . . .
S ECTION IV 4. 4.1 4.1 4.3 4.4 4.5 4.6 4.7
2-1
Introduction. S pindle Drive Motor Checks and Adjustments.. . Long-Term Drive Motor Speed Checks and Adjustments Cats Eye Alignment Check and Adjustment Cats Eye Alignment Check. Head Carriage Adjustment Index Sensor Checks and Adjustments Index-To-Data Burst Checks Index Sensor Adjustment Index Pulse Width Check Track 00 Sensor Check and Adjustment . Amplitude Check. Azimuth Check Load Arm Adjustment
SECTION II I 3. 3.1 3.2 3.3 3.4
C H E C K S AN D A D J U S T M E N T S
.. .. .. ..
4-1 4-2 4-2 4-3 4-3 . 4-3 . 4-4 . 4-4
R E PL A C E M E N T P R O C E D U R E S Introduction. Drive Belt Drive Motor . Circuit Board. Cone Assembly Diskette Lever . Bridge Assembly Bezel
.. .. .. ..
5-1 5-1 5-2 5-3 5-4 5-6 5-6 5-8
Section Number
5.8 5.9 5.10 5.1 1 5.1 2 5.1 3 5.1 4 5.1 5 5.'I 6 5.1 7 5.'I 8
Title of Section
Activity L. E. D
Load Arm Assembly. Track 00 Sensor Assembly. Write Protect Sensor Assembly Door Switch Assembly
Index Sensor Assembly. D iskette Ejector Assembly . Load Resistor Assembly Stepper Band.
Stepper Motor Assembly Head Carriage Assembly
Page Number
5-9 5-1 0 . 5-10 5-1 1 5-1 2 . 5-12 5-1 4 5-1 5 5-1 6 . 5-18
5-1 9
A PPENDIX I PRINTED CIRCUIT BOARD SCH E M A T ICS AND ASSE M B L Y DRAWINGS ..
APPENDIX II RECOM M E N D E D S P AR E PARTS LIST..
11-1
LIST OF ILLUSTRATIONS FIGURES Title of Figure
Page Number
TM848 Disk Drive Mounting Configuration. TM848 Disk Drive Functional Block Diagram. FM Recording Magnetization Profiles Write Operation Timing Diagram Read Timing Diagram. Circuit Board Assembly General Control and Data Timing Requirements Radial Ready Installation . Radial Index Installation Radial Head Load Signal.
1-6 1-9 1-10 1-11 1-12 1-15 1-16 1-19 1-20 1-21
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-1 1 2-1 2
Circuit Board Assembly
2-2 2-3 2-4 2-5 2-7 2-7 2-8 2-9 2-1 1 2-1 1 2-12 2-1 2
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-1 0 3-1 1 3-1 2
Printed Circuit Board. Interface Configuration . Select Lines Schematic Diagram. Write Data Circuit Block Diagram Trim Erase Diagram. Side Select Schematic Diagram. Index Schematic Diagram. Waveform at Test Point 7, Soft Sectored . Track 00 Schematic Diagram Write Protect Schematic Diagram. Read Circuit Block Diagram.
5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9
Drive Belt and Spindle Drive Motor and Related Parts Circuit Board Mounting Screws Cone Assembly Key Parts
Figure Number
1-1
1-2 1-3
1-4 1-5 1-6 1-7 1-8 1-9 1-10
Hub Center Line and Track Locations Cats Eye Pattern. Head Module Retaining and Cam Screws.. Index-to-Data Burst Index Sensor's Retaining Screw and Adjustment. Negative Going Pulse Width . Track 00 Sensor .. Optimum Head Azimuth Alignment. Head Azimuth Alignment Acceptable Lower Limits Head Azimuth Alignment Acceptable Upper Limits Load Arm Adjustment, Front View
Read Data Schematic Diagram.
Cone Assembly Parts Diskette Lever Key Parts Diskette Lever Adjustment Bridge Assembly Key Parts Bridge Assembly Additional Key Parts
3-1 3-1 3-2 3-6 3-8 .. 3-9 3-1 1 . 3-1 1 3-1 2 3-1 3 .. 3-14 3-1 5 5-2 5-3 .. 5-4 .. 5-5 .. 5-5 5-6 5-7 5-7 5-8
FIGURES Figure Number
Page Number
T i tet Fl i eer e
5-1 0 5-1 'I 5-1 2 5-1 3 5-14 5-1 5 5-1 6 5-1 7
Bezel and Related Parts Activity L. E. D. Key Parts Load Arm Assembly Key Parts Track 00 Sensor Assembly Key Parts Write Protect Sensor Assembly Key Parts..
5 8 5-1 5-1 9 5-20 5-21 5-22 5-23
Diskette Ejector Assembly Key Parts Load Resistor Assembly and Key Parts Stepper Band Key Parts Stepper Band Additional Key Parts
Door Switch Assembly Key Parts . Index Sensor Assembly Key Parts, Top View. Index Sensor Assembly Key Parts, Bottom View.
S tepper Motor Assembly Key Parts.. . . . . Head Carriage Assembly Key Parts
5-8 .. 5-9 .. 5-10 5-1 1 5-1 2 .. 5-13 5-1 3 . 5-14 5-15 5-1 6 5-1 7 5-1 8 5-1 9 5-20
TABLES Table Number
1-1 1-2 1-3 1-4 1-5 3-1 3-2
Title of Table
Page Number
Mechanical and Electrical Specifications
1-3
Power Requirements
1-4
I nterface Connector Pin Assingments . .
Power Connector Pin Assignments Options
1-13 1-14 1-17
Drive Interface Lines and Pin Connectors Stepper Logic Truth Table .
3-3 3-5
SECTION I INTROD U C T ION TO THE TM 84 8 FAM ILY OF DISK DRIVES
I NTROD U C T IO N This section contains a description of the physical and functional specifications for the TM848-1 and2 disk drives, 48 tracks per inch (TPI), manufactured by Tandon Corporation.
1.1
PURPO S E O F THE DRIVE
The drive is an eight-inch disk memory designed for random access data entry, storage, and retrieval applications. These applications typically are intelligent terminal controllers, microcomputers, word
processing systems, data communications systems, error logging, microprogram loading, point-ofsale terminals, and Winchester back ups. The drive is capable of recording and reading digital data, using FM, and MFM.
1.2
PHYSICAL DESCRIPTION OF THE DRIVE
The drive can be mounted in any vertical or horizontal plane. However, when mounted horizontally, the printed circuit board must be up. The spindle is belt driven by a brushless D.C. motor with an integral tachometer. The servo control circuit, suitably sized pulleys, and the tachometer control the speed of the spindle. The Read/Write, double-sided head assembly is positioned by means of a stepper motor, split band, and a pulley. The Read/Write/Erase head assembly is a glass-bonded manganese/zinc ceramic structure. It has a life in excess of 20,000 hours. For diskette loading, operator access is provide via a slot located on the front of the drive. The electronic components of the drive are mounted on a c i rcuit board assembly located in the chassis. Power and interface signals are routed through connectors that plug into the back of the drive. 1.3
FU NC TI O N A L DES C R IPTION OF THE DRIVE
The drive is fully self-contained. It requires no operator intervention during normal operation. The drive consists of a spindle drive system, a head positioning system, and a read/write/erase system.
The TM848-1 is a s i ngle-sided drive. The TM848-2 is a d o u b le-sided drive. The only difference between the two drives is the number of heads. The circuit board is identical in both models. When the diskette lever is opened, access is provided for the insertion of a diskette. The diskette is accurately positioned by plastic guides. The disk position is ensured by the backstop and disk ejector. Closing the diskette lever activates the cone/clamp system, resulting in centering of the diskette and clamping of the diskette to the drive hub. The drive hub is driven at a constant speed of 360 RPM by a servo-controlled brushless D. C. motor. The head is loaded into contact with the recording medium whenever the diskette lever is latched.
1-1
The head is positioned over the desired track by means of a stepper motor/band assembly and its associated electronics. This positioner employs a 3.6 degree rotation to cause a one-track linear movement. When a write-protected diskette is inserted into the drive, the Write Protect sensor disables the write electronics of the drive, and a Write Protect status output signal is available to the interface. When performing a write operation, a 0.013-inch wide (nominal) data track is recorded. This track is then tunnel erased to 0.012 inch (nominal).
Data recovery electronics include a low-level head amplifier, a differentiator, a zero crossing detector, and digitizing circuits. No data-clock separation is provided. In addition, the drive is supplied with the following sensor systems: 1. A track 00 sensor that senses when the Head Carriage Assembly is positioned at Track 00. 2. The two index sensors, each of which consists of a L.E.D. light source and a phototransistor, are positioned so that a signal is generated when a index hole is detected. The drive can determine whether a single- or double-sided diskette is installed. This output signal is present at the interface. 3. The Write Protect sensor disables the drive's write electronics whenever a write-enable tab is removed from the diskette (see Section 1.12).
1 .4
DIS KET T E S
The drive uses a standard eight-inch diskette. Diskettes are available with a single index hole or with index and sector holes. They also are available double- or single-sided. Single index hole diskettes are used when sector information is pre-recorded on the diskette (soft sectoring). Multiple index hole diskettes provide sector pulses by means of the index sensor and
electronics (hard sectoring). 1.5
M EC H AN I C A L AND ELECTRICAL SPECIFICATIONS
The mechanical and electrical specifications of the drive are listed in Table 1-1.
1.6
POW ER R E Q U I R EMENTS
The power requirements of the drive are listed in Table 1-2. 1.7
I NTERF A C E CIRCUIT SPECIFICATIONS
The interface circuits are designed so that a disconnected wire results in a false signal. Levels: True
False 1 .8
= +0.4 V, maximum = +2.4 V, minimum
IN C O M I N G INSPECTION CHECKS AND PRO C E D U R E S
T here are two kinds of recommended incoming inspection checks and procedures : dynamic ones.
sta t i c a n d
The static incoming inspection checks include the minimum steps that should be taken to ensure that the drive is operational when received. 1-2
TABLE 1-1 MEC H A N ICAL AND ELECTRICAL SPECIFICATIONS MECHANICAL Height: 2 . 3 0 i n c hes W idth: 8 in c h e s
Length: 1 3 . 125 inches behind front panel Weight: 5.5 po unds
ELECTRICAL
+ 5 V D. C. Power: +24 V D. C. Power:
+5 volts 2 5 p e r c ent, 0.75 amp typical +24 volts + 1 0 p e r c e nt 0.75 amp typical 0.20 amp typical 0.40 amp typical 2.5 amps, 400 msec on, 24 volts total
Selected Motor On:
Dese lected:
SpindleMotor: Start Current Surge: ENVIRONMENTAL
4.4'C to 46'C (40 F to 11 5 F) — 40'C to 71'C ( — 40 F to 160 F) 26 C (78'F) maximum 20-to-80 percent
Operating Temperature: Storage Temperature: Wet Bulb Temperature: Noncondensing Operating Humidity: R E L I A B I LTY I MTBF: MTTR:
10,000 power-on hours 30 minutes
Error Rates: Soft Read: Hard Read: Seek Errors:
1 in 10' bits 1 in 10" b i t s 1 in I 0' seeks
PERFORMANCE
Head Wear Guarantee:
15,000 media hours 77 for TM848-1; 154 for TM848-2, 77 per surface 3 milliseconds 15 milliseconds
Number of Tracks: Track-To-Track Access Time: Head Settling Time: Average Access Time, including head settling time: Motor Start Time: Disk Rotational Speed: Instantaneous Speed Variation: Flux Changes Per Inch, Inside Track:
91 milliseconds 700 milliseconds 360 RPM + 1.0 percent 6536 FCI, Side 0, both models; 6818 FCI, Side 1, TM848-2 only 250K BPS single density,500K BPS double density 0.8 MBytes per disk, single density, double-sided drive 1.6 MBytes per disk, double density, double-sided drive 0.6 MBytes, single density, double-sided drive 1.2 MBytes, double density, double-sided drive FM single density, MFM double density
Transfer Rates: Linformatted Recording Capacity:
IBM Format Recording Capacity:
Recording Method: 1-3
TABLE 1-2 POWER REQUIREMENTS
1.
+ 5 V o lts:
0.70 Amps typical
2. + 2 4 V o l ts: After motor start interval
3. + 2 4
Spindle Moto r
0 .3 5 A m p s t y pical
Stepper Moto r Electronics
0.4 0 A m p s t y pical 0.17 Amps typical
Total
0.92 Amps typical
V o l ts: Du ring motor start interval
a. Configured for stepper motor enabled during motor start. 2.5 Amps typical surge.
2.5
2.0
1.5 1.0 0.5
100
200
300 TIME (MILLISECONDS)
400
500
600
b. Configured for stepper motor disabled until motor comes up to speed. 2.1 Amps typical surge. 2.5 2.0
STEPPER MOTOR ENABLED
1.5 1.0
0.5
100
200
300
TIME (MILLISECONDSI
1-4
400
500
600
A. Inspect the shipping package for obvious damage. B. Open the shipping container, and remove the drive. C. Inspect the drive's overall appearance. Ensure that there are no scratches on the bezel. D. Ensure that all internal connectors are seated properly. E. Turn the diskette lever counterclockwise, and remove the shipping diskette. F. Insert a blank diskette, close, and then open the diskette lever. The diskette should eject. G. Insert a blank diskette, and manually turn the spindle pulley. It should rotate freely.
The dynamic incoming inspection procedures include: A. Connect the drive to an exerciser or computer tester capable of seeking, writing, and reading. B. Power up the test equipment, and apply power to the drive. C. Select the drive, and ensure that the Activity L. E. D. located on the bezel illuminates. D. Insert a work diskette and write/verify from Track 00 to Track 76. Ensure that there are no
errors. E. Insert a diskette written previously on another drive. Read this diskette, and ensure that there are no data errors. If excessive errors occur, check the diskette on the drive on which it was written. F. If the drive passes all the checks listed above, it is operational. If not, review Section II.
1.9
I NTERFACE CO N N E C T IO N S
Signal connections for the d rive are made via a user-supplied 50-pin, flat ribbon connector (3M Scotchflex 3415). This connector mates directly with the circuit board connector at the rear of the drive. The D. C. power connector is a six-pin connector (Amp Mate-N-Lok Part Number 1-480270-0), which mates with the connector at the rear of the drive. The signal connector harness should be of the flat ribbon or twisted pair type, have a maximum length of ten feet, and have a 22-to-28 gauge conductor compatible with the connector that is to be used. Power connections should be made with 18-AWG cable, minimum.
1.10
MO UNTI N G THE DRIVE
The drive has been designed to mo unt in any plane, i.e.: upright, horizontal, or vertical. The only restriction is that the printed circuit board side of the chassis must be uppermost when the drive is mounted horizontally. Eight holes are provided for mounting: two on each side and four on the bottom of the housing (see Figure 1-1). The two on each side are tapped for 8-32 screws. The four mounting holes on the bottom require 8-32 thread forming screws. Optional straps are available to permit attaching two drives together for installation in standard width
drive openings.
1-5
0o 6-32 THD THRLI 4 PL (2 EA. SIDE)
0
8.00
13.33
3.50
O 3
.P
6~
8 550
pp I
0
'0
149 DIA. TOP X 1 56 DIA. BOTTOM X .430 DP. 4 PL
I 20
1 60 2.300
NOTES. DIMENSIONS GIVEN IN INCHES.
Figure 1-1 TM848 Disk Drive Mounting Configuration
1.10.1
H ardw a r e
The drive is manufactured with certain critical internal alignments that must be maintained. Hence, it is important that the mounting hardware does not introduce significant stress on the drive. A three-part mounting scheme is recommended. Any mounting scheme in which the drive is part of the structural integrity of the enclosure may cause equipment operating problems and should be avoided. In addition, the m o u nting scheme s hould allow for adjustable brackets or i n corporate resilient members to accommodate tolerences. 1.10.2
D ust C o v e r
The design of an enclosure should incorporate a means to prevent contamination from loose items e.g., dust, lint, and paper since the drive does not have a dust cover. 1.10.3
Co o l i n g System Requirements
Heat dissipation from a single drive is normally 30 watts (102) Btu/Hr.) under high line conditions. When the drive is mo unted so t hat th e c o m ponents have access to th e f ree flow of air, normal convection cooling allows operation over the specified temperature range. When the drive is mounted in a confined environment, air flow must be provided to maintain specified air temperatures in the vicinity of the motors, the circuit board, and the diskette.
1.1 1 D I S K E TTE CARE, HAND LI NG, AND STORAGE It is important that the diskette be cared for, handled, and stored properly so that the integrity of the recorded data is maintained. A damaged or contaminated diskette can impair or prevent recovery of data, and can result in damage to the read/write heads of the drive.
1-6
The following list contains information on how the diskette can be cared for, handled, and stored. 1. Keep the diskette away from magnetic fields. 2. Do not touch the precision surface of the diskette with fingers. 3. Insert the diskette carefully into the drive until the backstop is encountered. 4. Do not bend or fold the diskette. 5. Put the diskette into its jacket when it is not in use. 6 . Store the diskette at temperatures between 10'C and 52' C or 5 0' F and 12 5 ' F .
1.12
W RITE P R O TECT
The drive is equipped with a Write Protect Sensor Assembly. This sensor operates in conjunction with a diskette that has a slot cut in the protective jacket. When the slot is uncovered, the diskette is write protected. The slot must be covered to write on the diskette. An option is available on the board for defeating the write protect sensor.
1.13
O PERA T I O N OF THE DRIVE
The drive consists of the mechanical and electrical components necessary to record and to read
digital data on a diskette. User-provided D.C. power at+24 volts and+5 volts is required for operation of the drive.
1.14
O RGAN I Z A T ION OF THE DRIVE
All electrical subassemblies in th e d r ive ar e c o n structed w it h l e ads t hat t e r m inate i n m u l t ipin connectors, enabling the individual assemblies to be removed. The heads are connected to the circuit board via cables that terminate in five-pin female connectors a nd their associated m ale s o c k ets t ha t a r e l o c a ted i n c l os e p r o x imity t o t h e r e a d / w r ite d a t a
electronics. Interface signals and power are provided via connectors at the rear of the drive.
1.15
CO MPO N E N T S OF THE DRIVE
The drive consists of six functional groups: 1. Index Pulse Shaper
2. D rive Status Log ic A. Write Protect B. Track 00 Sensor C. Double-sided Disk D. Ready E. Disk Change 1-7
3. Spindle Drive Control 4. Carriage Position Control 5. Write/Erase Control 6. Read Amplifier and Digitizer Figure 1-2 is a functional block diagram of the drive. It should be referred to in conjunction with the following sections. The data in the ensuing figures is primarily represented in simplified form. 1.15.1
Inde x P u l s e
An index pulse is provided to the user system via the index pulse interface line. The index circuitry consists of an index L. E. D., an index phototransistor, and a pulse shaping network. As the index hole in the disk passes an index L. E. D. phototransistor combination, light from the L. E. D. strikes the index phototransistor, causing it to conduct. The signal from the index phototransistor is passed on to the pulse shaping network, which produces a pulse for each hole detected. This pulse is presented to the user on the index pulse interface line. 1.15.2
Dr i v e S t atus Logic
There are five drive status logic lines: Write Protect, Track 00 Sensor, Two-Sided Ready and Disk
Change. A. Write Protect A write protect signal is provided to the user's system via the write protect interface line. The write protect circuitry consists of a write protect sensor and circuitry that routes the signal that is produced. When a write protected diskette is inserted in the drive, the sensor is activated and the logic disables the write electronics and supplies the status signal to the interface. B. Track 00 Sensor The level on the Track 00 interface line is a function of the position of the head assembly. When the head is positioned at Track 00 and the stepper motor is at the home position, a true (low) level signal is generated at the interface. C. Two-Sided Disk This signal is low(true) when the drive is selected and has detected the presence of the Index Two hole in the diskette currently installed. D. Ready This signal is true when Drive Select is low (true) if the spindle drive is up to speed and the drive is ready to read and write. E. Disk Change This signal is true when Drive Select is low (true) if the diskette lever has been moved to the open position after the previous drive select went false.
1-8
1.15.3
Sp in d l e D rive System
The spindle drive system consists of a spindle assembly driven through a drive belt by a brushless
D.C. motor/tachometer. The servo electronics required for speed control are located on the printed circuit board. The control circuitry contains an interface control line. When the drive motor control interface line is false (high), the drive motor is allowed to come up to speed. READY
INDEX SENSOR L.E.D.'S ~
CONTROL LOGIC
INDEX
DISK CHANGE TWO SIDED
D.C. WRITE PROTECT
STEPPER MOTOR
TRACK 00
WRITE PROTECT
+
SENSOR L.E.D.
IN USE
INDEX DETECTORS
SIDE SELECT
WR ITE PROTECT DETECTOR
HEAD CARRIAGE AND STEPPER
DRIVE SELECT
BAND ASSEMBLY
SPINDLE MOTOR CONTROL
MOTOR CONTROL
WRITE GATE D.C. DRIVE MOTOR
WRITE
WRITE DATA
LOGIC CURRENT SWITCH
READ LOGIC
READ DATA
DIRECTION STEPPER MOTOR CONTROL
STEP
Figure 1-2 TM848 Disk Drive Functional Block Diagram 1.15 4
Po si t i o ner Control
The head positioning system uses a bipolar-driven motor drive, which changes one phase for each track advancement of the read/write carriage. In addition to the logic necessary for motor control, a gate is provided that inhibits positioner motion during a write operation.
1.15.5
Data E l e c t r onics
Information can be recorded on the diskette by using a double-frequency code. Figure 1-3 illustrates the magnetization profiles in each bit cell for the number sequence shown for FM recording.
1-9
B IT PATTERN~
)
BIT C E L LP+
) 0
I
I
I I
I
I
WRITE DATA
D
/C
C
D IC
I
I
0
0
1
)D
I
C
I
I
c
II
I I I I
I
1
I I I
c
) ) D
C
I
) I
MAGNETIZATION
I
I
I I
I
I
MAGNETIC ELEMENTS
S S
I )
I I
I
I I
I
I
I
) N
N N S S
I )
I I I
)
) •
) I
)
I
)
S S N N S S
I )
I
s
I
Figure 1-3 FM Recording Magnetization Profiles The erase gaps provide a guard band on either side of the recorded track. All signals required to control the data electronics are provided by the user system and are shown in the TM848 drive functional block diagram (see Figure 1-2). These control signals are: 1. Select 2. Write Gate 3. Write Data 4. Side Select 5. Write Current Switch Composite read data is sent to the user system via the Read Data interface line. A. Data Recording The write e l e ct ronics c o n sist o f a s w i t c h able w r ite c u r rent s o u rce, a w r it e w a v eform generator, an erase current source, the trim erase control logic, and the head selection logic
(see Appendix I). The read/write winding on the head is center-tapped. During a write operation, current from the write current source flows in alternate halves of the winding, under control of the write
waveform generator. The conditions required for recording, i.e. drive ready must be e stablished by the user's system, as follows: 1. Drive speed stabilization occurs 700 milliseconds after the drive motor is started. 2. Subsequent to any read/write operation, the positioner must be allowed to settle. This requires 18 milliseconds maximum after the last step pulse is initiated, i.e., 3 milliseconds for the step motion and 15 milliseconds for settling.
3. The foregoing operations can be overlapped, if required. Figure 1-4 illustrates the timing diagram for a write operation. At t = 0, when the unit is ready, the write gate interface line goes true. This enables the write current source. Write current is switched via the write current switch interface line to a lower value by the user's controller at Track 43.
1-10
The Trim Erase control goes true 190 microseconds after the Write Enable interface line since the trim erase gaps are behind the read/write gap. It should be noted that this value is optimized between the requirements at Track 00 and at Track 76, so that the effect of the trim erase gaps on previous information is minimized. Figure 1-4 shows the information on the write data interface line and the output of the write waveform generator, which toggles on the leading edge of every write data pulse. A maximum of 4 microseconds between write gate going true and the first write data pulse is only required if faithful reproduction of the first write data transition is signifcant. At the end of recording, at least one additional pulse on the write data line must be inserted after the last significant write data pulse to avoid excessive peak shift effects. NOTE 1
I NOTE 2
WRITE GATE
190 u sec
~5
I
TRIM E:RASE INTERNAL WRITE
I
I
BUSY WRITE DATA
I
I
NOTE 2 WRITE WAVEFORM
I I
GENERATOR
WRITE CURRENT
0 u s e c~
I
I
- NOTE 3
NOTE 4 Q 1=0
NOTES:
1,
T = 0 700 MILLISECONDS AFTER DRIVE MOTOR
STARTS OR 20 MILLISECONDS AFTER LAST STEP PULSE, WHICHEVER IS THE LATEST TIME. 2.
UNS Y C HRONIZED
3.
1 0 M A PEAK TO PEAK, TRACK 0 TO TRACK 42; 7.5 MA PEAK TO PEAK TRACK 43 TO TRACK 77.
4. 2 USEC MINIMUM
4 USEC MAXIMUM
Figure 1-4 Write Operation Timing Diagram The duration of a write operation is from the true going edge of write gate to the false going edge of erase. This is indicated by the internal write busy waveform shown (see Figure 1-4). The Read electronics consist of: 1, Read Switch/Side Select 2. Read Preamplifier 3. Filter 4. Differentiatior 5. Time Domain Filter and Digitizer The read switch is used to isolate the read amplifier from the voltage excursion across the head during a write operation. The side select is used to enable one of the read/write/erase heads. The drive must be in a ready condition before reading can begin. As with the data recording operation, this ready co ndition m ust b e e s t a b lished by t h e u s e r s y stem. ln a d d ition to t h e r e q u irements established in this section, a period of 100 microseconds is necessary after a trim erase operation occurs to allow the read amplifier to settle after the transient caused by the read switch returning to the read mode. 1-11
The output signal from the read/write head is amplified by a read preamplifier and filtered by a low-
pass linear phase filter to remove noise (see Figure 1-5). The linear output from the filter is passed to the differentiator, which generates a wave form whose zero crossovers correspond to the peaks of the Read signal. This signal is then fed to the zero crossing detector and digitizer.
II
LINEAR OUTPUT FROM FILTER
I
I
II
I I I I
I
I
I
I
I
OUTPUT FROM DIFFERENTIATOR
I I
DIFFERENTIAL DROOP
I
I READ DATA INTERFACE
I I I
f I >
I I I
I
I
I
I
I
I=o
Figure 1-5 Read Timing Diagram Note T = 0 is defined as 250 milliseconds after drive motor starts, or 20 milliseconds after a step command, or 100 microseconds after termination of write busy, whichever is the latest time.
The zero crossover detector and digitizer circuitry generate a 200 n a n osecond read data pulse, corresponding to each peak of the read signal. The composite read data signal is sent to the user system via the read data interface line. 1.16
I NTER F ACE ELECTRONICS
All interface signals are TTL compatible. L o gic true (low) is +0.4 volt maximum, logic false (high) is +2.4 volts minimum. The maximum interface cable length is ten feet. It is recommended that the interface cable be flat ribbon cable that has a characteristic impedence of 100 ohms. 1.16.1
Int e r f ace Connector Pin Assignments, P13
The interface connector pin assignments, P13, are listed in Table 1-3. 1.16.2
Pow e r C o n n ector Pin Assignments
The power connector pin assignments are listed in Table 1-4.
1-12
TABLE 1-3 IN TE R FAC E CO N N ECTO R P IN ASS IG NM E N TS
Ground
Pin Number
1 5 3 7 9
6 4 2
11
8 10 12
13
14
'15
16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
'17
19 .'21
,'23 .'25
27 29 31
33 35 37 39 41
43 45
47 49
si ~
nal
Write Current Switch Motor Off Control 1 Motor Off Control 2 Motor Off Control 3 Two Sided (option) (Model TM848-2 only)
Disk Change (option) Side Select (Model TM848-2 only) Activity Indicator (option) Head Load Index Ready Motor Off Control 4 Drive Select 1 (Side Select Option, TM848-2 only) Drive Select 2 (Side Select Option, TM848-2 only) Drive Select 3 (Side Select Option, TM848-2 only) Drive Select 4 (Side Select Option, TM848-2 only) Direction Select (Side Select Option, TM848-2 only) Step Write Data Write Gate Track 00 Write Protect Read Data Alternate I/O Alternate I/O
TABLE 1-4 P OWE R C O N N E C T O R PIN ASSIGNM E N T S Pin
Su
I Vo l t a e 24V D. C. Return Return Return 5V D. C.
1.17
TERM IN A TED LINES
1.17.1
Inp u t L i n e Terminations From Removable Resistor Pack
The drive has the capability of terminating the following input lines: 1. Write Current Switch 2. Write Data 3. Write Gate 4. Side Select (TM848-2 only) 5. Direction 6. Step 7. Head Load These input lines are individually terminated through a 150 ohm resistor pack that is installed in the dip socket located at integrated circuit location RP1. In a single-drive system, this resistor pack should be installed to provide the proper terminations. In a multiple-drive system, only the last drive on the interface is to be terminated. All other drives on the interface must have the resistor pack
removed (see Figure 1-6). 1.17.2
Driv e S e l e ct
The Select lines provide a means of selecting and deselecting a drive. These four lines- DS1 through DS4-allow independent selection of up to four drives attached to the controller. W hen the s i g nal l o gic l e ve l i s t r u e ( low), the d r ive e l e ctronics are a c t ivated an d t h e d r ive i s conditioned to respond to Step or to Read/Write commands. When the signal logic level is false (high), the input control lines and the output status lines are disabled. The drive select address is determined by a movable shorting plug installed on the circuit board. Select lines one t h rough four provide a means of daisy chaining a maximum of four drives to a controller. Only one line can be true (low) at a time. An undefined operation might result if two or more units
are assigned the same address or if two or more select lines are in the true (low) state simultaneously (see Figure 1-7). A select line must remain stable in the true (low) state until the execution if a Step or Read/Write command is completed. 1.17.3
Pro g r am Shunt
The program shunt is AMP Part Number 435704-8. The program shunt positions are programmed by cutting the particular shunt. The program shunt is installed in a dip socket. At the user's option, the
program shunt may be removed and replaced by a dip switch. Pins 8 and 9 of the program shunt are not used. See Table 1-5 for a listing of the program shunts. 1-14
P7
M3
2Soo
TP2 TP1
OM4
00
P4
Rl 00
0
DS'I
TP3
1b 0 00 DS2
0 RM 0
TP5
4b 0
MC3
P5
U3
2bo oo DS3 3b o oo DS4 TP4
00 00 Q (0 IZ 0
PT6
MC200$ MC1 S2 0 0
Do C
O S1
32 ALTERNATE TEST POINT INDEX TRIGGERING
0
Oo Y
NP
MC4 0 RPI
O~ Qas2
R133
DSI
WP
50
Ml g
TP11 0 0 T P 1 2
P13
TP 7
OTPS
0
OTP10
0
TPS
ODL o
3 P2
P 3 P10
P1
P! I P 12
Figure 1-6
Circuit Board Assembly
IL
M2 00
P6
P14
D.C. POWER
MOTOR OFF
DRIVE SELECT
500 NSEC. MINIMUM
0.8 SEC MAXIMUM
OUTPUTS VALID
500 NSEC'MINIMUM
DIRECTION SELECT
1 USEC. MINIMUM
1 USEC MINIMUM STEP
1 USEC. M I Nl MUM
3 MILLISECONDS MINIMUM
SIDE SELECT 100 NSEC MINIMUM
WRITE GATE
4 USEC. MAXIMUM WRITE DATA
18 MSEC. MINIMUM
VALI READ DATA
100 USEC. MAXIMUM
Figure 1-7 General Control and Data Timing Requirements
1-16
550 USEC. MINIMUM
1.18
D S A N D H L PO W E R SAVE OPTIONS
The drive is set upwith the HL option in. This stepper power from head load line option supplies power to the stepper motor when the head load line goes low (true), which results in lower stand-by current consumption. As shipped from the factory, HL is installed but will remove power from the stepper motor when the d rive is deselected. There should be a 2 0 m i l lisecond wait after a Drive Select command is given in order to allow the step motor electronics to settle. The stepper power from drive select, DS option, allows the user to remove D. C. power from the stepper motor using drive select, which results in lower stand-by current consumption. This option is implemented by installing DS, and cutting HL. 1.19
US ER S E L E C TABLE OPTIONS
The description of user selectable options should be used in conjunction with the following list of options that are available for model numbers TM848-1 and TM848-2 (see Table 1-5).
TABLE 1-5 OPTIONS
A S S H I P P ED OPTION Drive Select Side Select Options using Drive Select In Use, Drive Select In Use, Head Load Ready Alternate Output Pad Radial Ready Ready, Modified Radial Index Index, Alternate Output Pad In Use, Alternate Output Pad Diskette Lever Lock Latch Option Disk Change Two-Sided Diskette Installed Stepper Power from Drive Select Stepper Power from Head Load Line Head Load Alternate Output Pad Radial Head Load Signal Radial Head Load Signal Radial Head Load Signal Inhibit Write When Write Protected Allow Write When Write Protected Head Side Select Options Spindle Motor Control Options Motor Control Select
TRACE DESIG NATOR DS1-DS4 1 B-4B Z R Y
Shunt/Pin Locations
Installed
Not Installed
DS1 U3, 1-16 U3, 7-10
RR RM Rl U3, 6-11 D DL DC 2S DS HL C A X B WP NP S1-S3 M1-M4 MC1-MC4
1-17
X
U3, 2-15 U3, 3-14 U3, 4-13 U3, 5-12
X X S2 M1, M3 MC1
M2, M4
1.19.1
Dri v e S e lect DS1-DS4
This option allows the user to daisy chain up to four drives, and to enable one drive at at time. Drive select is implemented by shorting one of the four connections, using a shorting plug. The drive comes equipped from the factory with DS1 installed. All outputs are gated with drive select, as set-up at the factory.
1 .19.2
S id e S e l ect Options Using Drive Select 1B- 4 B
This option allows the user to select the head to be used with drive select. Side Select options are implemented by removing the shorting plug from the DS1-DS4 option pads, installing Pins 1 B-4B, and connecting the shorting plug to the desired 1 B-4B pins. S2 should be etch cut, and S3 installed (see Section 1.18).
1.19.3
I n U s e F ro m Drive Select (Z)
This option allows the user to enable the activity L. E. D. when the drive is selected. In Use From Drive Select is factory installed.
1.19.4
In Us e F r om H ead Load (Y)
This option allows the user to use the head load line to enable the Activity L. E. D. In Use From Head Load is implemented by punching out Option Z between Pins 1 and 16 of U3. A jumper must be installed at location Y.
1.19.5
Read y A l t e rnate Output Pad (R)
This low going signal is derived by gating the internal ready and drive select to give the controller a
true (low) ready status of the drive. . The Ready Alternate Output Pad is factory installed.
1.19.6
R a d ial Ready (RR)
This option allows the user to monitor the ready status of all drives without selecting them. This option cannot be used concurrently with individual motor control lines for each drive. (see Figure 1-8). Radial Ready is implemented by punching out Option R between Pins 7 and 10 of U3, by etch cutting RR, then by running a wire from U4, Pin 3 to the desired alternate output lines 4, 6, 8, and 24.
1-18
DREDv + R14 4 7 R4 I
44
SIDE 1-
L'502,
IN1 FF+
Oa
PROGRAM SHUNT PINS 7-10 ARE OPENED
4 ..05 4
IIEA AY ~E
I/i' tl
II
LAOK
4 I
Ua
I
%5V R99 150
IREADYDRSEL -I
RR
M 2~ ETCH CUT
RA7ilK ~READ STATUS TO USER CONTROLLER
i XM cc
Figure 1-8 Radial Ready Installation
Note MC1 through MC4 cannot be used as radial motor control when using this option.
1.19.7
Rea d y , M o d ified (RM)
This option allows the drive to write on the upper surface of a single-sided diskette. It prevents the drive from making Ready become false when the upper surface of a single-sided diskete is selected. To implement this option, connect a jumper at the RM pads. 1.19.8
Ra di a l I n dex (Rl)
This option uses the alternate I/O lines for radial index lines. This option allows the user to monitor the index of each drive independent of drive select. This option cannot be used concurrently with radial ready, or with independent motor control. Radial Index is implemented by removing the shunt bridge at U3, Pins 6 and 11, by etch cutting radial index, and by running a wire from U4, Pin 6, to the appropriate alternate I/O lines. If use of MC1 is desired, interface line 20 may be used as one index line. In this case, the shunt pack, U3, 6-11, remains intact on one drive, (see Figure 1-9).
1-19
+5V PROGRAM SHUNT PINS 6-10 ARE OPENED
RI5 4.7 l4
DRSEL +
INDEX +
RI
5 4
V4
+5V
/II
R99
ISO
l~ I <~
q
~
i~
RADIAL INDEX STATUS TO
USER CONTROLLER
~
M C '5
+
C4
Figure 1-9
Radial Index Installation 1.19.9
In de x A l t e r nate Output Pad (I)
The internal index pulse is gated with drive select to give a low true signal at Pad I. This option should be left connected for the controller to receive the index pulse. See Radial Index for other uses of this line. The Index Alternate Output Pad option is factory installed. 1.19.10
In U s e A lternate Output Pad (D)
This line may be used to latch a lever lock solenoid, which is an optional feature. A low(true) command is sent by the controller to Pin 16 of interface connector P13. Then this signal is used with drive select to latch the locking solenoid by pulsing drive select with IN USE low. The solenoid is unlatched when
drive select is pulsed and 5I USE is high. To implement this option, locate option pads D and DL. Install jumpers at these locations. 1.19.11
D i s k e tte Lever Lock Latch Option (DL)
This option is used in conjunction with in use, alternate output pad. To implement this option, locate option pads D and DL. Install jumpers at these locations(see Section
1.1 8). 1.19.12
D i s k C hange (DC)
This output is used to indicate to the controller that a disk change has been made. The internal signal is gated with drive select. When the lever is opened, the disk change line goes low(true), and stays low until the trailing edge of the next drive select. 1.19.13
T w o - S i ded Diskette Installed 2 S
When a two-sided diskette is installed, internal circuitry gates this signal with drive select, and sends a low (true) signal to the controller, which means that a double-sided diskette is installed (index hole
two is present). The Two-Sided Diskette Installed option is factory installed. 1-20
1.19.14 Stepper Power From Drive Select (DS) This option allows the user to remove D. C. power from the stepper motor using drive select, which
results in lower stand-by current consumption. The Stepper Power From Drive Select option is implemented by installing DS, and cutting HL.
1.19.15 Stepper Power From Head Load Line (HL) This option supplies power to the stepper motor when the head load line goes low(true). This results in lower stand-by current consumption. This option is factory installed. DS must be removed for proper operation. 1.19.16
H e a d L oad Alternate Output Pad Option C
This option allows the user to load and unload the head load solenoid (optional) and, along with the HL and Y options, enables the stepper motor and lights the Activity L. E. D., respectively. Head load is a ccomplished by connecting both option pads C located near interface connector P 1 3 . 1.19.17
R a d i a l Head Load Signal, Options A, B, and X
By selection of the appropriate combination of the A, B, or X jumper, the user can use either Drive Select or Head Load to activate the Activity L. E. D. and Lever Lock Solenoid option (see Figure 1-10).
R4 DSI
21
052
2S
Dsl
IB
ZB
Clss 30
35
Dsa [~P
at,
4 L'S04
D'SZ
+C7 4.7VIP
DS'S
$
054 Ul
12,
STRE OI + Nl
15
US QZ
L'300
HEAD LOAD SOLELIOID
Ul
to
2
14
9
SIDE
5
D lit +
l'314 LSDZ
A Cls
Dl I
L'304 VIS
U5
U'\ 3 HLOFF -
HLL
LSDD
295
15
2
100
Ol
14
14
4
US I -. I
ACTH/ITT
ls 5 4 5
rl 4
LS04
I UICo
LSDB IS HEAD LEAD
F.R lzl
+Z4
2D
Ulo
2
79
Q
U2'S
L DO 0
IK
N IOFF HEADIDADI
(lEVER IOCK LATCHl
2-
UC
U15
2 754Co?.
SOENDIO
27
lCiAZ,
Figure 1-10 Radial Head Load Signal 1.19.18
I n h i bit Write When Write Protected (WP)
This option is used to lock out the write gate when a write protected diskette is installed. Inhibit Write When Write Protected is factory installed. 1.19.19
A l l o w Write When Write Protected (NP)
This option allows the controller to write on any diskette, whether or not is is write protected.
1-21
Note
This option does not stop the write protect signal from being sent on the interface line. This option is implemented by cutting WP, and by installing NP.
1.19.20 Head Side Select Options S1-83 This option allows heads to be selected by side select, drive select, or the direction control signal. The drive comes with side select, S2, installed. To use the drive select line to enable the heads, cut S2 and install S3 along with the proper 1B-4B jumper that is used with S3 (see 1B-4B). For head selection using Direction Select, cut S2, and install S1. 1 .19.21
S p i n dle Motor Control Options M1- M 4
M1 is used to enable the motor off delay timer. When this jumper is installed, the drive motor is
enabled and disabled by either the drive select (M3) or head load (M4) commands. A 20-second turn turn off delay of the spindle motor is activated on the trailing edge of the controlling signal. M2 is used for radial motor control independent of the motor control functions installed with M1, M3, and M4. M2 should be in if the user wishes to enable the drive motor continuously or to use the radial motor on line MC1-MC4. M3 is used to control the drive motor using drive select. When the drive select line goes low (true), the drive motor comes up to speed in less then 500 milliseconds and becomes ready in less than 700 milliseconds. After the d rive select line goes false (high), the motor will run for 20 s e c o nds. To implement this option, install a jumper at location M3. For correct operation of M3, remove M4. M4 is used to start the drive motor using the head load interface lines. When the head load line goes low (true), the drive motor comes up to speed in less than 500 milliseconds and becomes ready in less than 700 milliseconds. After the head load line goes high (false), the motor will run for 20 seconds. To implement this option, remove M3 for correct operation of option M4. 1.19.22
M ot o r C on trol Select Options MC1 -M C 4
This option is used if the drive motor is to be enabled independent of drive select or head select. When these lines are low(true), the motor is off. The drive comes without this option installed. This option does not operate the time out delay circuit. To implement this option that controls the drive motor using an MCx line, install the appropriate MC1MC4 jumper. When using this option, M2 must be installed. If the motor turn off delay is desired, the delay can be triggered by Drive Select or Head Load commands, when used in conjunction with M3 or M4.
1-22
SECTION II M AINTENANCE C H E CKS AND ADJUST M E N T S 2.
INTR O DUGTI ON
This section is for the use of the OEM Repair Department. It contains checks and adjustments that are used during the normal life of the drive. Before applying power to the drive or doing any checks or adjustments, visually inspect the drive to ensure that it has no missing or broken parts. The following equipment is required for checks and adjustments: 1. A dual-channel, wideband oscilloscope:
T e k t r o nix 465 or equivalent
2. An exerciser or software routine capable of stepping the drive to any track, selecting the upper or lower head, and writing a 1F, all zeros if FM,or a 2F, all ones if FM, pattern on the disk. 3. A Phillips screwdriver 4. A set of Allen wrenches 5. A flat blade screwdriver 6. A blank diskette 7. An alignment diskette:
D y s a n P/ N 3 6 0 /2 A or equivalent
8. Integrated circuit dip clips, 14 and 16 pin
2.1
S PINDLE DRIVE MOTOR CH E C K S AND ADJUS T M E N T S
The long-term drive motor speed adjustment ensures that the motor's speed is within the range of tolerance specified. The motor speed specification is 360 RPM + 1 .25 percent.
2.1.1.
Lo ng - T e r m Drive Motor Speed Checks and Adjustments
A. Preliminary checks required: Verify power: + 24 V D. C. +10 percent +5V D. C. ~ 5 p e r ce nt B. Apply power to the drive. C. Activate the drive motor on the interface line. D. Insert a work diskette.
2-1
E. Set up the oscilloscope, as follows: Voltage: 2 volts per division Time Per Division: 20 milliseconds Trigger:
N e g a t ive, Channel A, R33 Note
For the TM848-1 single-sided drive, trigger off of R33. For the TM848-2 double-sided drive, trigger off of Test Point 12, with the exception of azimuth, which must be triggered off of R33
(see Figure 2-1).
2SOO DCOO
M3 0 M4
00
Rl 00 DSI Ib 0
ob DS2
2b 0 OODS3 3b 0 OODS4
0 RM 0
TP5
4b 0
MC3
MC200
TP40 0 0
00 00 14Cb
IX O
PTS
3MCI
S 2 00 0 00 0
f
51
S2
ALTERNATE TEST POINT, INDEX TRIGGERING
R33
C 0
OO Y
NP
MC4 o 00 DS2
Ds1 WP
TPII O
QO
50
TP T
OTPS
8
OTPIO 0
TPS
M III
P12
0 DL
P2
P 3 PI O
PI
PI I P 12
IZ
M2 00
PS
P14
Figure 2-1 Circuit Board Assembly
F. Adjust R133 until a reading of 166.667 milliseconds is achieved from leading edge to leading edge of the index pulses. G. If the drive motor's speed cannot be adjusted, see Section IV, Troubleshooting Guide. 2 .2
CATS E Y E ALIGNM E N T CH EC K AND ADJUS T M E N T
The Cats Eye (C. E.) alignment procedure locates the read/write head at the oroper radial distance
from the hub center line, ensuring that the track location is accurate(seeFigure 2-2). This adjustment is necessary only after servicing or if diskette interchange problems are suspected.
2-2
HUB CENTER LINE
TRACK 0
TRACK 38
TRACK 76
Figure 2-2 Hub Center Line and Track Locations
2-3
2.2.1
Cat s Eye Alignment Check
A. Set up an oscilloscope, as follows: Channel A;
Test Point 2 alternate is Test Point 4 on R30
Channel B:
Test Point 3 alternate is Test Point 5 on R29
Ground
Test Point 1
Read Differentially:
A plus B, B inverted
Time Base:
20 milliseconds per division
External Trigger:
Test Point 11, negative trigger, for single-sided drives. Test Point 12„negative trigger, for double-sided drives. R33 (end closest to DS2), negative trigger, is an alternate test point for both single- and double-sided drives.
B. Apply power to the drive. Note The Track 38 radius is 2.8207 2.0020. Other track locations are computed based upon 48TPI. C. Select the drive at the interface. D. Insert the alignment diskette into the drive. E. Select Head 00, the lower head. F. Seek to and observe Track 38 for Cats Eye alignment of the lower head.
G. Adjust the oscilloscope to observe a Cats Eye pattern (see Figure 2-3).
Equal amplitude. Lobes shown at 100
percent on Track 38. Time Scale: 20 ms
Figure 2-3 Cats Eye Pattern
2-4
H. Verify that the smaller of the two Cats Eye lobes is not less than 75 percent in amplitude of the other one. The calculation is: am p o f smaller lobe a mp o arger o e I. Step the drive to Track 00, then, step it back to Track 38. J. Reverify the Cats Eye pattern. K. Step the drive to Track 76; then, step it back to Track 38. L. Reverify the Cats Eye pattern.
M. On double-headed drives, select the upper head (Head 01) and repeat Steps F through L. N. If any of the checks listed above does not meet the conditions stated in Step H, the head
carriage must be adjusted. 2.3
HEAD CARRIAGE ADJUSTMENT A. Turn the tw o p o s ition retaining screws t hat s t raddle th e n y lon adjustment ca m l o cated
beneath the drive until the cam can be moved (see Figure 2-4). POSITION RETAINING SCREWS (2)
O
OG )'
Is-
-
pop 0
0
'0 ADJUSTMENT CAM
Figure 2-4
Head Module Retainingand Cam Screws B. Observe the Cats Eye pattern from the head that is farthest out of alignment.
C. Using a flat blade screwdriver, turn the adjustment cam until one Cats Eye lobe is within 75 percent of the amplitude of the other lobe. Note Check the upper and lower heads on double-sided drives (see Section 2.2.1, "F" through
"L" on upper head). D. Tighten the two positioner retaining screws (see Figure 2-4).
2-5
E. Reverify the Cats Eye alignment (see Section 2.2.1). 2.4
I NDEX S E N S O R CHECKS AND ADJUSTMENTS
The index adjustment changes the time period from the index pulse to the start of the data. The adjustment should be checked after the drive has been aligned (see Section 2.1.1) or when diskette interchange errors are suspected. 2.4.1
I ndex - t o -Data Burst Check A. Apply power to the drive. B. Select the drive.
C. Check the spindle speed of the drive (see Section 2.1). D. Set up an oscilloscope as follows: Trigger:
Single-sided drives trigger on right lead of R33 (closest to DS2), negative edge; double-sided drives trigger on Test Point 12, negative edge.
Read Differentially:
A plus B, B inverted
Channel A:
Test Point 2
Channel B:
Test Point 3
Time Base:
50 microseconds per division
E. Insert an alignment diskette.
F. Seek to Track 1. G. Select Head 00, the lower head. H. Ensure that the index-to-data burst occurs at 200 microseconds k 100 microseconds from the leading edge of the index pulse (see Figure 2-5). I. For double-sided drives, select Head 01 and repeat the steps above. Note
Head 01 should meet the same specification. J. If either Head 00 or Head 01 does not meet the specifications, adjust the index sensor (see Section 2.4.2.).
2-6
Time Scale: 50 usec per division
Figure 2-5 Index-to-Data Burst
K. When both index measurements on a double-sided drive or the one index measurement on a single-sided drive meet the specifications, see Section H, check the index-to-data burst on Track 76.
L. On a double-sideddrive,check Heads 01 and 00, the upper and lower heads. Note If any index measurement does not meet the specification, the index sensor must be adjusted (see Section 2.4.2). 2.4.2
In dex S e n sor Adjustment
A. Loosen the index sensor's retaining screw located on the underside of the chassis (see Figure 2-6).
o
o
INDEX SENSOR RETAINING SCREW 0
0
6' - 0-~e
(
o J
Figure 2-6 Index Sensor's Retaining Screw and Adjustment
2-7
B. Adjust the index sensor with a flat blade screwdriver until the index-to-data burst occurs 200 microseconds + 100 microseconds from the leading edge of the index pulse. C. Tighten the index sensor's retaining screw. D. Reverify the index-to-data bursts (see Section 2.3.1).
2.4.3
Index P u lse Width Check
The index pulse width is nonadjustable. If the index pulse width is not within specifications, replace
the Index Sensor Assembly. A. Set up an oscilloscope as follows: Channel A:
To appropriate index test point, see Section 2, Item Number 1.
Ground:
Test Point 1
Time Base:
.5 millisecond per division
Voltage:
2 volts per division
Trigger:
Negative leading edge of Channel A,
appropriate test point.
B. Ensure that the negative going pulse width is between 1.0 and 2.3 milliseconds(see Figure 27).
1.8 to 2.3 milliseconds
Figure 2-7 Negative Going Pulse Width
2.5
TRACK 0 0 S E N SOR CHECK AND ADJUSTMENT
The Track 00 sensor provides a signal that identifies Track 00 to the logic electronics. A Track 00 signal is sent to the controller on Pin 20 of the interface.
A. Apply power to the drive. B. Load an alignment diskette into the drive.
C. Step the carriage to the radial alignment track, Track 38 (see Section 2.2).
2-8
D. Confirm the position by observing the Cats Eye pattern. E. Attach Channel A to Test Point 10.
F. Restore the carriage to Track 00, and ensure that the Track 00 L. E. D. on the exerciser turnson. G. Seek to Track 1, and ensure that the signal at Test Point 10 is high. H. Seek to Track 2, and ensure that this line is low or in transition. I. Seek to Track 3, and ensure that this line is low. J. If the signal is incorrect, restore to Track 00 with the oscilloscope attached as above. K. Seek out to Track 2, and loosen the two retaining screws that hold the Track 00 sensor (see Figure 2-8).
TRACK 00 SENSOR
+
I
P2 PS
Pl
RETAINING SCREWS
0o Figure 2-8
Track 00 Sensor L Push the sensor toward the back of the drive, and slowly push it forward until the signal on the
oscilloscope just goes low (true). M. Tighten the retaining screws, and repeat Steps E through I. N. Verify the adjustment. 2.6
AMPLITUDE CHECK
The amplitude test checks the necessary read, channel amplifier/differential output voltage. A. Restore to Track 00 B. Insert a work diskette and write a 2F, all ones, pattern on the lower head.
2-9
C. Connect an oscilloscope to Test Points 4 and 5, using Test Point 1 as a ground. D. Set up an oscilloscope as follows: Channel A: Channel B: Both Channels: Time Base: Trigger:
Test Point 4, 1 volt per division
Test Point 5, 1 volt per division A. C. coupled, Channels A and B added, Channel B inverted 50 milliseconds per division, synchronize internally on Channel A or B Automatic
E. The minimum amplitude displayed on the scope should be no less than three (3) volts peak-topeak at any point F. Reverify the measurement with another work diskette.
G. Check the upper and lower head, if applicable. H. If the amplitude is less than the specification, inspect the heads to ensure they are not contaminated. I. Clean the heads with a cleaning diskette if they are contaminated. J. Replace the circuit board if cleaning does not improve the amplitude. K. If replacing the circuit board does not correct the amplitude, replace the Head Carriage Assembly. 2.7
AZI MUT H C H E CK
Azimuth is the angle of the heads with respect to the track at the point of the read/write gap. Azimuth is measured in minutes (one minute = 1/60 degree). A. Set up an oscilloscope as follows: Channel A:
Test Point 2, 100 mV per division
Channel B:
Test Point 3, 100 mV per division
Ground:
Test Point 1
Both Channels: A. C.coupled, Channels A and B added, Channel B inverted Time Base:
1 miilisecond or as required to display the pulse groups
Trigger:
Leading edge of appropriate test point (see Section 2, Item Number 1)
B. Insert an alignment diskette. C. Step the drive to Track 76. D. Observe the following pattern. Figure 2-9 depicts an optimum head alignment of zero minutes of azimuth error. This means that the Head Carriage Assembly is perpendicular to the track being read, Track 76. Bursts 1 and 4 are of equal amplitude; Bursts 2 and 3 are of equal amplitude.
2-10
Note Measure the azimuth burst. Ensure that Burst 1 is less than or equal to Burst 2, and that Burst 4 is less than or equal to Burst 3. 1
2
3
4
Figure 2-9 Optimum Head Azimuth A l ignment E. Figure 2-10 depicts an azimuth of exactly minus 9, 12, or 18 minutes, depending upon
the manufacturer of the diskette used. This is the lower limit of allowable azimuth error. Bursts 1 and 2 are of equal amplitude. If this signal is observed, the Cats Eye alignment
should be checked prior to any corrective action. 3'
Figure 2-10 Head Azimuth of Acceptable Lower Limits
F. Figure 2-11 depicts an alignment of exactly plus 9, 12, or 18 minutes, depending upon the manufacturer of the diskette used. Bursts 3 and 4 are of equal amplitude. This is the upper limit of allowable azimuth error. If this signal is observed, the Cats Eye alignment
should be checked prior to any corrective action. G. After the lower head has been checked, switch to read on the upper head and observe the azimuth pattern. Both the upper and lower heads should be within the specification.
2-1 1
3
4
Figure 2-11
Head Azimuth Alignment of Acceptable Upper Limits Note The head's azimuth is not adjustable. It is suggested that the drive be sent to an authorized repair center or a new Head assembly be installed. In the latter case, all previous adjustments should be made again.
2.8
LOA D A R M A D J U STMENT
This adjustment is made to ensure proper loading of the head when the diskette is engaged (see Figure 2-12). A. Insert a work diskette into the drive. B. Turn the diskette lever to load the disk, and seek to Track 00. There should be a space of.015 inch minimum between the head load arm and the load plate. C. Seek to Track 76, and ensure that a space of.015 inch minimum remains between the head load arm and the load arm. D. Adjust the screw located behind the head load cam until the foam just touches the platen. E. Insert a work diskette and ensure that there is adequate space between the upper head and the diskette.
F. The upper head should not hit the diskette when inserting and ejecting it. ADJUSTMENT SCREW
LOADING CAM
LOAD ARM .015 INCH MINIMUM
HEAD ASSEMBLY FOAM PLATEN
Figure 2-12
Load Arm Adjustment, Front View 2-1 2
SECTION I I I PRINTED CIRCUIT BOARD O P E R A T IO N
INTRODUCTION This section contains the interface description and the circuit board theory of operations for the TM848 familyof disk drives. In addition, Sections 3.1 and 3.2 contain schematic diagrams of the circuit boards Installed in the drive. 3.1
PH YS I C A L DES C R IPTION OF THE CIRCUIT BOARD
The printed circuit board is approzimately 12.50-inches long by 5.25-inches wide. Figure 3-1 contains an illustration of the placement of test points and connectors. 2SOO DCOO 00 Rl
TP2
M3 0 M4
00 DSI Ib 0 00 DS2
2b 0 ooDS3 0 RM
35 0 00 DS4 45 0
TP5
P
MC3
f 00 0
00 00 KH 00
PTe
MC200$ MCI
62 OSO SI D 00 C 0
32
OO00 DSI O +
MC4 0
TPII
50
TPT
OO Y
NP DS2
0 0 TP 1 2
OTPS
M2
OTPIO O
TPS
'oDL
P2
P3 P I O
PI
IZ
P I I P12
00
P6
P14
Figure 3-1 Printed Circuit Board 3.2
IN TER F A C E ELECT R O N ICS SPECIFICATIONS
All interface signals are TTL compatible. Logic true (low) is+0.4 volt minimum. Figure 3-2 illustrates the interface configuration. The maximum interface cable length is ten feet. + SV
I
160 OHMS
I I
I
T I
I
TWISTED PAIR
74LSD4 DR EQUIVALENT 4 TRUE
I I
I I
I
I I
LTl16 DR EQUIVALENTg
T RA N SMISSION LINE
I
~ 10 FEET
I
I
I
I I
I I
I
I
I
I
I
I
I
I I
I RECEIVER
I
I I
Figure 3-2
Interface Configuration
It is recommended that the interface cable be flat ribbon cable, with a characteristic impedance of 100 ohms.
Interface connector pin assignments are given in Table 3-1. 3.3
IN P UT C O N T R O L LINES
A. DS1-DS4, Select Lines Functional Description
The select lines (see Figure 3-3) provide a means of selecting and deselecting a drive. These four lines, DS1 through DS4, select one of the four drives attached to the controller. When the signal logic
level is true (low), the drive electronics are activated, and the drive is conditioned to respond to Step or Read/Write commands. When the logic level is false (high), the input control lines and output status lines are disabled. IOK.
IBD
R4 DSI
D 52 2 5
RB
Dz I
ZB
407
EK3 30
$
05a ~32 +SV
04
BIRD " 504
DS
4.7~ F"
US Qz
LSDO
IZ
Ul
READ LOAD SDLELIOIO
UI
150
5 9 O LSI4
( All 3 4 L502.
150
+ JV l4
4 QS
BLUFF -
3
V3I NLL
0
a
«I
4
2
4
V3 -. I
r1
5 00 I'5
RVB 100
Ql
2 L'304
BQ 4 5
.' X Q 5
FR EO
5 READ lOAD
c UEQ
D~R~
504
U5
l4
+5V
ISD
DIN+
2D I
Fa
Vl
2
+24~
LEVER
Q U2'5 — Q 5
DL
35
NLOFF NERO IDRDI
(lFVERUXK LATCNE
lK
142.
L500
3
UC
2
IJ I 5
2 754EIB,
I
I
IDES 33LENDIO
27
Figure 3-3 Select Lines Schematic Diagram A select line must remain stable in the true (low) state until after a Step or Read/Write command has been executed. The drive select address (1-4) is determined by shorting plugs on the circuit board. Select lines 1
through 4 provide a means of daisy chaining a maximum of four drives to a controller. Only one line can be true (low) at a time. An undefined operation might result if two or more units are assigned the same address or if two or more select lines are in the true (low) state simultaneously. Circuit Description An 150-ohm resistor holds the output of the appropriate Select line high (false) until the line is driven low(true). Then, the Select signal is gated through U1 and U5 to derive the signal DRSEL+. DRSEL+ is used to gate all I/O Port, ensuring that only one drive's data is present on the interface at a time. Writing and stepping are also gated by the signal DRSEL+. This signal is inverted by U13, then buffered by U15 to drive the Activity L. E. D., which is located on the front panel. Option Z is factory installed. It should be installed for the Activity L. E. D. to operate with Drive Select. B. MOTOR ON, Drive Motor Enable
3-2
TABLE 3-1 • D RIVE INTERFACE LINES AND PIN CONN E C T O R S
Ground
Pin Number
1
2 6 4
9 7 5 3
11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
Signal Write Current Switch Motor Off Control 1 Motor Off Control 2 Motor Off Control 3
Two Sided (Strappable) (Model TM848-2 only) Disk Change (Strappable) Side Select (Model TM848-2 only)
Activity Indicator (Strappable) Head Load Line Index
Ready Motor Off Control 4 Drive Select 1 (Side Select Option, TM848-2 only) Drive Select 2 (Side Select Option, TM848-2 only) Drive Select 3 (Side Select Option, TM848-2 only) Drive Select 4 (Side Select Option, TM848-2 only) Direction Select (Side Select Option, TM848-2 only)
Step Write Data Write Gate Track 00 Write Protect Read Data Alternate I/O Alternate I/O
3-3
Functional Description The TM848 has a D. C. brushless motor that can be enabled in three ways:
1. By using the four radial Motor Control lines, MC1 through MC4. 2. By the Head Load line using shorting plug M4. Using this line enables all drives' Motor On lines.
3. By Drive Select, using shorting plug M3. The Motor Control lines, MC1 through MC4, are true (low) signals that turn the motor off. Shorting plug M2 must be installed for these control lines to operate. When a Motor Control line is false (high), the drive motor accelerates to its operational speed in less then 500 milliseconds. This keeps the spindle rotating at a constant speed of 360 RPM. When the Motor Control line is true (low) the motor coasts to a stop.
When using Head Load to enable the drive motor, M4 must be installed. All of the motors are enabled when the Head Load line goes true (low). M1 should be installed if a motor turn off delay is desired. See Section 1.19.21 for an additional description of this circuit. When a Drive Select line is to be used for Motor Enable, M3 must be installed. This enables the drive motor when the Select line goes low.
Circuit Description When the motor is enabled by any of the above, U35, Pin 6, floats high, allowing the speed control U41 to start the drive motor. Two Hall Effect transducers in the motor, supply the necessary feedback signals for proper speed regulation. When U35-6 goes high, the output of U41, Pin 6, turns on Q21, which in turn applies a varying voltage to Q20 that regulates the amount of current through Q20, and the motor driver transistors Q1 through Q4. Transistors Q1 through Q4 are turned on by the gated pulses derived from the conditioned outputs of the Hall Effect transducers. The conditioned output of U38, Pin2, is subsequently conditioned by Gate U36, which acts as an edge trigger and pulse doubler. This signal is fed back to U41, Pins 2 and 3, which results in closed loop speed control. The drive motor's rotational speed is approximately 2520 RPM, when adjusted, to give a spindle speed of 360 RPM.
C. DIR STEP, Direction and Step Lines Functional Description When the drive is selected, a true (low) pulse with a time duration between 200 nanoseconds and 2
milliseconds on the Step line initiates the track access motion. The direction of motion is determined by the logic state of the Direction line when a Step pulse is issued. The motion is toward the center of the drive if the Direction line is in the true (low) state when a Step pulse is issued. The direction of motion is away from the center of the drive if the Direction line is in the false (high) state when a Step pulse is issued. To ensure proper positioning, the Direction line should be stable for a minimum of 100 microseconds before the trailing edge of the corresponding Step pulse. The Direction line should
also remain stable until 100 microseconds after the trailing edge of the Step pulse. The access motion is initiated on the trailing edge of the Step pulse. When the carriage is positioned at Track 00 and the stepper motor is at Phase 0, the signal at Pin 42 of
P13 goes true (low), indicating that Track 00 has been reached. When stepping in or out, Test Point 8 is a high going pulse for each step pulse issued. 3-4
Circuit Description The Direction line comes in on Pin 34 of the interface connector. A high signal directs the step logic to step toward Track 00. A low signal directs the step logic to step toward a higher numbered track. The direction line sets the proper phase to the exclusive OR gates of U9. TABLE 3-2 STEPPER LOGIC TRUTH TABLE Step Out Toward Track 00
Step In Toward The Upper Tracks
Phase Pin No. U21-9 U21-8 U21-5 U21-6
0 0 1 0 1
3 1 0 0 1
2 1 0 1 0
Phase 1 0 1 1 0
Pin No. U21-9 U21-8 U21-5 U21-6
0 0 1 0 1
0 0 1 0 1
1 0 1 1 0
2 1 0 1 0
3 1 0 0 1
0 0 1 0 1
The step pulses come in at Pin 36 of the interface connector. They are buffered by U22 and gated at U14 by the unit select, and the Not Write signal. The step pulses then go to the C inputs of the two flip flops at U21. The direction of the step, hence the selection of the flip flop to be toggled, is done by the two exclusive OR gates of U9. These gates are controlled by the step direction line and by the state of the two flip flop outputs.
The POR- (Power On Reset) signal resets the two flip' flops to Phase 0 after a Power On. The output of the two flip flops drives the stepper motor through the drivers of U39, U40, and U12. The diodes, CR2-9, are for voltage spike elimination. The current through the st e p per motor coils is reversed sequentially, one at a time.
D. WAX"GITE Functional Description When the Write Gate signal is true (low), the write electronics are prepared for writing data (read electronics disabled). This signal turns on the write current in the read/write head. Data is written under control of the Write Data input line. It is necessary for the Write Gate interface line to go low before the first Write Data pulse. However, the separation between the leading edge of Write Gate and the first significant Write Data pulse should not be less than two microseconds and not greater than four microseconds. The same restrictions exist for the relationship between the last Write Data pulse and the termination of the Write Gate signal. When the Write Gate line goes false (high), the
trim erase will stay on for 550 microseconds (see Trim Erase, page 3-7). When a w r i t e-protected d i s kette i s i n s t a lled i n t h e d r i ve, th e w r it e e l e c t ronics ar e d i s a bled, irrespective of the s t ate of th e W r ite Gate line. Check the list of o p t ions (see Section 1.19) for exceptions and further discussion of write protect options. Stepping is also disabled by a true (low) Write Gate. Tendon Corporation recommends that the controller wait one millisecond after the WWRWATE goes
high (false) before any step pulses are sent to the drive. C ircuit Descri t i o n A low (true) WRT GATE signal is applied to Pin 40 of th e i nterface connector P13. This signal is
3-5
inverted and gated with Write Protect and Drive Select to enable U23, U30, and Q13. Transistors Q13 and Q12 are write current switches. Q13 and Q12 are on in parallel when the low Write Current interface is high (false). This results in a write current of 10 milliamps. When the low Write Current line goes low (true), transistor Q12 turns off, and the current decreases to 7 milliamps. R52 and R51 determine the amount of write current supplied to the head. The network CR18, CR19, CR20, R80 and R81 is a power-loss write disable. If a sudden voltage loss occurs, transistor Q14 turns off, disabling the write current. E. WRT DATA
Functional Description When the drive is selected, the write data line provides the bit-serial Write Data pulses that control the switching of the write current in the heads. The write electronics must be conditioned for writing by the Write Gate line.
For each high-to-low transition on the WRT DATA line, a flux change is produced at the head write gap. This causes a flux change to be stored on the diskette (see Figure 3-4).
N INTERNAL WRITE BUSY SELECT LOGIC
SIDE SELECT READ/ WRITE COILS
WRITE DRIVER I
WRITE DATA
TRIGGER
WRITE DRIVER 2 ERASE
COIL NWRITE GATE N WRITE PROTECT
IN WRITE)
UNIT SELECT
WRITE CURRENT SOURCE
ERASE DELAY
ERASE CURRENT SOURCE
LOGIC
IN INTERNAL ~ WRITE BUSY)
R E A D DISABLE
Figure 3-4
Write Data Circuit Block Diagram When a double-frequency type encoding technique is used (in which data and clock form the combined Write Data signal), it is recommended that the repetition of the high-to-low transitions, when writing
all zeros, be equal to the nominal data rate +0.1 percent. The repetition rate of the high-to-low transitions, when writing all ones, should be equal to twice the nominal data rate +0.1 percent. The data transfer rate for a 1F pattern is 250,000 Bits Per Second (BPS). The data transfer rate for a 2F pattern is 500,000 BPS.
3-6
Circuit Description Data is sent to the drive via interface Pin 38. This signal is inverted by U22, and is used to clock the D flip flop U23. The outputs of U23 are inverted subsequently, and used to drive Q15 and Q17, which direct the write current to the correct winding. F. TRIM ERASE
Functional Description The TM848 uses a tunnel erase scheme to achieve trim erase, which is used to erase a guard band around the data tracks, allowing minor track offsets and minor misalignment without data errors occurring. The erase poles are staggered.036 inch behind the read/write poles. At a media rotational speed of 360 RPM, the tunnel erase method requires that the trim erase be delayed for 190 microseconds afer the start of writing and that it be continued for 550 microseconds after the end of writing the data. The two one shots in U30 provide these delay time intervals. When the write gate goes low, U30, Pin 9, (A input), is triggered and a high to low to high transition of 190 us is generated. The write gate is also applied to U30 P in 1 (A input). When the write data is applied to the WRT DATA line, U23 co nditions the data which in turn ge nerates the signal WRT
TRAN+ (write transition+). This signal is then applied to U30 Pin 2, (B input) which is a positive triggered input. This clock will retrigger this one shot continuously until the last transition of the WRT
TRAN+ and WRT GATE — occurs. At this time, the one shot stays on for an additional 550 us. These outputs (U30, Pins 12 and 13) are gated by U31 which is the trime erase gate. This output goes low whenever both inputs are high, causing the trim erase to be enabled (see Figure 3-5). G. SIDE SELECT
Functional Description SIDE SELECT can be generated three ways. See the option listing, Section 1.19, for this information.
*
When the Side Select signal is low, Side 1 (the upper head) of the drive is selected for read/write operations. When this signal is high, Side 0 of the drive is selected (see Figure 3-6). The Side Select signal must be stable during an entire read or write operation. This signal is best implemented in synchronization with the Drive Select line signal.
Circuit Description
As shipped from the factory, the Side Select signal is received on Pin 14 of edge connector P13. This signal is received by U22, inverted, then inverted again by U13. The output of U13, Pin 10, generates the signal called Side 1 —. The Side 1 — signal is applied to U13, Pin 9, and U24, Pin 13. The output of U13, Pin 8, is applied to U24, Pin 1. This output at Pin 2 of U24 is the opposite of U24, Pin 12. The resistor divider network sets up the biasing voltages to turn on and turn off the head select transistor, Q18 or Q19. The head biasing
voltages seen across the collector resistors will be 5.2V D. C. when selecting a head for a read operation, 12V D.C. during a write operation, and OV D. C. when the head is not selected. The emitter
voltages on Q18 and Q19 will always be the opposite of each other, causing CTO or CT1 (center tap 0, center tap 1) to be selected.
3-7
WRT GATE
4us max. WRT DATA
WRT TRAN +
(~
iso
U30, Pin 12 Sec A, Q output
550us
U30, Pin 13
Sec B, Q output
U31, Pin3
Trim erase Source
Figure 3-5 Trim Erase Diagram
+SVK (SII 4) + IZV + 12V
+SY
+5V
ISO R4 D SI
ZIo
S90
RB
II f"T
4
DS2, ZB
QSS >0
SB
D S4 S Z
SltK 14
'o si
54
ZKi4 125 Q Ilo
740Co
OSS
U74
2,
R&4 750
ZN4125 QIS
Zkl4 IZS Q19
CT I
g
DS4
12
LSOO II 0I I
2
II
10
SIDE I
LSO4
LSI4
ISO
LS04
SUSV+
LS04
LS04
Vl
12
UI
C7 4.7jcj'
4B
+SV
~l
I OK DSI
CR'IS
Rlol
IB
DS2 2S
5
+5V
9 ~
B
DIQ+
LSI4
lo
ISO II
Figure 3-6
Side Select Schematic Diagram
b
5.2K R O'S IS Uz
"
R97 750
3.4
O U TPU T C O N T R O L LINES
A. INDEX/SECTOR
Functional Description The Index signal is provided once cash revolution (166.667 milliseconds nominal) to indicate the beginning of a track to the controller. The Index line remains in a low(true) state for the duration of the index pulse. The duration of the Index pulse is nominally 2.0 milliseconds. Two index sensors are supplied for use with single- or double-sided media. The leading edge of an Index pulse is always used for timing to ensure diskette interchangeability between drives. With a standard, soft-sectored diskette installed, the signal at R33 (see Figures 3-7 and 3-8) is a high
going pulse, nominally 2.0 milliseconds in duration, every 166.667 milliseconds. Circuit Description Light from the Index L. E. D. is used to drive the index sensor, which is applied to the inverting input of U32. This signal is conditioned by U32, then inverted by U33. It is used to d r ive U26. Then the Respective index pulses are gated by U20, then with drive select by U4 to generate the signal index. U26 and the associated support integrated circuits U16 and U20 are configured to allow only the Index 1 signal to be present on the interface when a two-hole diskette envelope is used.
When a double-sided diskette is installed, the signal IN1FF+ is generated and gated by U4 to enable the output TWO SIDED. B. Ready
Functional Description Ready is used by the controller to ascertain the status of the drive. This signal is generated when the drive motor is on, the diskette installed, and the drive is selected. The signal takes less than 700
milliseconds to go true (low) from a motor start by Drive Select or Head Load (see Section 1.19.21). Circuit Description The index pulse is gated by U5, which in turn, triggers U17, a 220 millisecond retriggerable one shot. W hen th e i n d e x-to-index t im e b e c o me s l e s s t h a n 2 2 0 m i l l iseconds, th e o n e s h o t b e c o m e s continuously enabled and generates the signal SPIN —.
This signal is gated with POR+, Power On Reset, to enable the two-revolution counters U18. The output of U18, Pin 8, enables U6, whose output is gated with Drive Select to generate the signal r eady. Whenever the d rive motor is d isabled, MTRON+ g oe s l ow, causing this sequence to b e repeated when the motor is restarted.
C. Disk Change Functional Description
E Ett .
*
been made.
3-1 0
Circuit Description The disk change flip-flop, U10, is reset by OPEN- whenever the lever is in the open position. When this occurs, U10-6 is high, and a true disk change status is sent to the interface on Pin 12 from U4-11. Flipflop U10 is set on the trailing edge of drive select causing U10-6 to go low and setting the disk change status to the false state.
In actual use, this signal can be used by the host controller to determine that the diskette lever has been opened since the end of the previous drive select operation. I
+DU
R71 330
RDD
F
(Ra. [Rg
Rsp
5
7 5PIN 7 N.C.
RDI IK
Up
7 RP4 47K
4'5V
+5
L
I
22 RPP,
74 0
U32
4
~ M3I
6 12
2
UIIN-
55 6 MTROI4 +
U2U
L
504
+ i2.
U17
4
7PI I
LIA35P 4
INDEX I 5EN5PKI
5
I U20
DIP UCP
025
D52 INDEX
INDEX+
4 U20
7
Vm
5
P.R. IEI
47glC
IO 4
R P4 477
Ip U20
IC
TPI2
C
RP5 INDEX 5ENUPR L
22K
INLPP +
5 U52
+ i2
5„
5 l504
l5
4
D DIE C
I
IN2PF- INDI
P VIE C
OIP 4
DS I RE ADY
U25
LR 7474
6
DPR, + 4 K RP3
PI
2
IO
4
Figure 3-7 Index Schematic Diagram
166.667ms
Figure 3-8 Waveform at Test Point 11 or 12 Alternate Test Point, R33
Soft Sectored Diskette Installed
D. TRK 00
Functional Description When the drive is selected, the Track 00 interface signal indicates to the controller that the read/write head is positioned at Track 00. The Track 00 signal remains true (low) until the head is moved away from Track 00. The Track 00 sensor is activated internally between Tracks 2 and 3.
Interface Pin 42 (see Figure 3-9) is true(low) when the carriage is positioned at Track 00 and the step motor is at Phase 0. 3-1 1
P2 1
TRS CK
RS4
~~
8
+aV
L.E.O +Sy
~CK
RP4 47K.
LIAS33 I
4ENf30R. I
@PS 22K
II
T'22ll~f
TRIO
S
IO
Il u l l
2 IO
23 3
~4
2 7 4 4eK glt3
35
US2
2,
V
"Po 22K.
RP2
RP3 470 K.
Figure 3-9 Track 00 Schematic Diagram Circuit Description When the read/write carriage is restored to Track 00, a tab on the carriage blocks light from the Track 00 L. E. D., turning off the Track 00 sensor transistor. This enables the inverting input of U32, a quad
comparator causing U32, Pin 13, to go high. This signal is gated with Phase 0 of the step circuit and with drive select to generate the signal TRK 00. The signal at Test Point 10 should go high between Tracks 2 and 3, as the carriage is being moved toward TRK 00. E. WRITE PROTECT Functional Description When the drive is selected and the diskette is write protected, the WRITE PROTECT line's true (low). The write electronics are internally disabled when the diskette is write protected (see Option Listing
for exceptions). When the signal on the WRITE PROTECT line is false (high), the write electronics are enabled and the write operation can be performed. It is recommended that the controller not issue a Write command when the Write Protect signal is true (low). It is recommended that the Write Data line be inactive whenever Write Gate is false (high). Circuit Description When a write protected diskette is installed, light from the Write Protect L. E. D. is detected by the Write Protected sensor transistor. The output of the sensor is high and is conditioned by U32. The output at Pin 14 is lo w g e n e r ating t h e s i g nal WR PROT-. This signal is used internally with the read/write circuitry. The signal WR PROT- is inverted by U33, and gated with DR SEL+ to generate the Write Protect signal. F. READ DATA Functional Description The Read Data interface line transmits the read data to the controller when the drive is selected. It provides a pulse for each flux transition recorded on the media. The Read Data output line goes true
(low) for a duration of 200 nanoseconds for each flux change recorded. The leading edge of the low going, read data output pulse represents the true positions of the flux transitions on the diskette surface.
3-1 2
TP7
P3
DRIVEL+ 5
+~"
WRITE PROTECT L.E.D.
IU
IgO
U29
2
36
WRITE
PROTECT WRPROT-
+ V '2
WRITE+
PROTECT SENMR
05V
5 RP4 4.7K,
I
M'539 RP2 22lC.
V3?
s ZZK RP2
4 7 O Kr RP3
Figure 3-10 Write Protect Schematic Diagram
Test Points 2 and 3 (see Figure 3-11) are provided to observe the differential output of the first stage of Read signal preamplification. Test Points 4 and 5 are provided to observe the differential output of the second stage amplifier and differentiated Read signal. Test Point 9 is the output of thesingle shot
used in the Read section, nominally 200 nanoseconds for each flux transition detected. Test Point 1 is signal ground. Circuit Description The read signal comes from the selected head on the drive. It is gated to the preamplifier U7 by the — Write signal to U25, which forward biases diodes CR14 and CR15. Then, the Read signal passes through a linear bandpass filter. The Read signal is then input to U2, the differentiator. The output of U2 goes through the D. C. blocking capacitors to the crossover detector, U8, which digitizes the signal. This converts the signal into standard TTL level Integrated circuits U9, U11, and U10 comprise a ircuit. Any pulses that occur outside of the normal duty cycle of U11 are eliminated. U9 is an edge detector. U11 acts as a one shot, with a timeout of approximately 860
corn paratorc
nanoseconds. U10 is the actual comparator. T he Read signal is presented to U9. Then it g oes to U 1 1, where the p u lses are shaped to 2 0 0 nanoseconds. This output is gated at U29 with the Unit Select signal to produce a digital output at Pin
46 of the interface connector (see Figure 3-12).
Note U11, the final one shot, is disabled when the drive is writing data onto the diskette. G. Two Sided
Functional Description This output enables the controller to determine if a diskette is installed, which utilizes the Index 2 index hole. This may be used to indicate to the host controller that a two-sided diskette is in the drive.
3-1 3
TEST POINT 2 UPPER HEAD READ AND HEAD SWITCHING CIRCUITS
SIGNAL AMPLIFIER
TEST POINT 3
LOWER HEAD
TEST POINT 4
CROSSOVER DETECTOR
DIFFERENTIATOR
TIME DOMAIN FILTER
TEST POINT S
DIGITIZER
DATA OUTPUT
INT WRT BUSY
UNIT SELECT
Figure 3-11 Read Circuit Block Diagram Circuit Description When a two-sided diskette is installed, the signal IN1FF+ is generated and gated by U4 to enable the low-going output Two Sided. The IN1FF signal also goes to the ready circuitry at U6-5 to disable
Ready in the event that the upper head (H ead 1) is selected when a single-sided (Head 0) diskette is installed (see Option RM for further discussion).
3-1 4
4I2V
R135
10 n +IZV
I
T PI
39/3ui R2
T P4
CI5
I K.
Ip
47yf ZZOI% CIA
luf
14 V2
07 59
4
C OPl
C15
lK I33 RO
/5 K. R25 14
R.I57 Sppn
0.47y/ f
RZ7 I K.
II
RIO 1.2K
22.2 IK I I
330/9
4'7yf
CIL
CR14
RD2
592
I K I 93
CR15
2/3 /
T P C,
IK O.'I'I
R9
Czar
R21 IS K.
T P5
L3
412 V
LZ.
R7 IK
CIZ
pyl
CI0
TP2
4 pf CI
047yf
IK RIZ.
+
C20 /31/l
C21
f
023C3l~f
4.74
f 705
0\ICI
+I ZV
+12V RSO 3.83 4 IV
IORITE-
II
R57 R5 9 333 K. 8 .2 K IY
10 95V ~ 470 229
470 RSO
45 V
S.OK / '/ +IZV
C35
Zoo/
RIOS 730
R IO 3.09IC 1% C34
/pcl/9
220y
31 I 1,4
u9
"
L
' 5
S r. 0 7 / SEC UI I
l210
ZZI
RI00
52.
470PF
3
0 10
5 /2 CLP.
I/
743
14
8Co
09
/0 09
0/0
6
Ul I 22I
k l07 l200/113
P RZAI
P R(4)
Figure 3-12 Read Data Schematic Diagram
CLR
g N/7 IIIIZT 3//37
15
35
2 3
IP U29
3
REARI 0ATA
SECTION IV
TROUBLESHOOTING GUIDE I NTROD U C T IO N This section is presented in the form of a table. Each section contains four major parts:
1. The section number. 2. A statement of the presenting condition. 3. A list of the possible causes of the condition. 4. I he recommended action to be taken.
4-1
S ECTION
4.1
CO NDIT I O N
POSSIBLE CAUSE
RECO M M EN D E D A CTION
NOT READY
Diskette not inserted.
Insert diskette.
Diskette not clamped.
Turn knob lock lever clockwise so that it is perpendicular to the diskette insertion slot.
Unit not selected.
Verify unit select and
AND/OR NO INDEX
jumper configuration. Drive motor not turning
Verify interface drive motor on. Check Connector P6. Verify drive belt installed Replace circuit board. Replace Drive Motor Assembly.
4.2
WILL NOT SEE K OR RESTORE
Index sensor not connected.
Check P1.
Index sensor defective.
Replace index sensor.
Int e r f a c e not enabled.
Verify interface direction, step, and select signals.
Step motor disconnected.
Check Connectors P4 and P5.
Defective step logic.
Replace circuit board.
Defective stepper motor .
Re p l a c e Stepper Motor Assembly.
Wrong option selected.
Check options DS and HL for the particular application.
4-2
S ECTION
CO NDI T I O N
POSSIBLE CAUSE
RECO M M EN D E D A CTION
4.3
WILL NOT WRITE
Inte r f ace not enabled.
Verify write enable, select, and write data interface lines.
Heads or write protect switch not connected. Write protect switch misadjusted.
Check Connectors P3, P8, and P9. Check write protect switch operation.
Defective write logic.
Replace circuit board.
Defective heads.
Replace Head
Carriage Assembly. Misadjusted platen
Adjust platen load arm.
load arm. 4.4
WILL NOT REA D
Int er f a c e incorrect.
Verify select is true and write enable is false.
Alignment off.
Verify C. E. lobes, index burst, and Track 00 sensor adjustment.
Defective read electronics.
Replace circuit board.
Defective heads.
Replace Head Carriage Assembly.
Platen load arm
misadjusted.
4.5
ACTIVITY L.E.D. INOPERATIVE
Interface not enabled.
Adjust platen load arm.
Verify interface
select and jumper configuration.
4-3
S ECTION
CO NDI T I O N
4.5
ACTIVITY L. E. D. I NOP E RAT I VE
4.6
NO TRACK 00 SENSOR I N D I CAT I 0 N
POSSIBLE CAUSE
RECO M M EN D E D A CTION
Activity L.E.D. not connected.
Check P11
Activity L.E.D. defective.
Replace Activity L. E. D. Assembly.
Activity L.E.D. driver defective.
Replace circuit board.
Defective seek.
See Section 4.2
Track 00 sensor not connected. Defective logic.
Check P2. Replace circuit board.
Defective Track 00
4.7
D RIVE MOTO R WILL NOT START WHEN DOOR LATCHED.
sensor.
Replace Track00 Sensor Assembly.
Defective microswitch.
Replace switch.
Microswitch not connected.
Check P14.
Misadjusted switch bracket.
Realign.
4-4
SECTION V REPLACEIVIENT PROCEDURES 5
I NTRODU C T I O N
This section contains the replacement procedures for the TM848 family of disk drives' parts and assemblies: 1. Drive Belt 2. Drive Motor 3. Circuit Board 4. Cone Assembly 5. Diskette Lever 6. Bridge Assembly 7. Front Panel 8. Activity L. E. D. 9. Load Arm Assembly
10. Track OO Sensor Assembly 11. Write Protect Sensor Assembly 12. Door Switch Assembly 13. Index Sensor Assembly 14. Diskette Ejector Assembly 15. Load Resistor Assembly 16. Stepper Band 17. Stepper Motor Assembly 18. Head ( arriage Assembly 5.1
DRIVE BELT
5.1.1
R emova l A. Turn the drive over so that the spindle is facing upward (see Figure 5-1).
5-1
DRIVE BELT
SMALL FLANGED SPINDLE PULLEY
0
00
Oe LARGE SPINDLE PULLEY
Figure 5-1 Drive Belt and Spindle B. Grasp the drive belt, and remove it from the pulleys. 5.1.2
I nst a l l a t io n
A. With the shiny side inward, loop the new drive belt onto the small, flanged spindle pulley. B. While turning the spindle, put the drive belt on the large spindle pulley. 5.1.3
C hecks
A. After turning the drive motor on, check that the drive belt does not slip or fall off the large
pulley. B. Check the spindle speed (see Section II). 5 .2
DRIV E M O T O R
5.2.1
Removal
A. Remove the drive belt (see Section 5.1). B. After turning the drive over, cut the tie wraps that hold the drive motor's wires(see Figure 5-2). C. Unplug P6 from the circuit board. D. Remove the three mounting screws that attached the drive motor to the chassis. E. Lift out the drive motor. 5 .2.2
Inst a l l a t io n
A. Set the drive motor on the chassis, aligning the three mounting holes. B. Reinstall and tighten the three mounting screws.
5-2
P6
0 DRIVE MOTOR
p
Oo
0o MOUNTING SCREWS (3 PLACES)
TIE WRAPS
DRIVE MOTOR WIRES
(12 PLACES)
Figure 5-2 Drive Motor and Related Parts C. Carefully rebundle the wires, including the drive motor wire, and cable harness them (see
Figure 5-2). D. Plug P6 into the circuit board. E. Turn the drive over, and reinstall the drive belt (see Section 5.1.2). 5.2.3
C hecks A. Check to ensure that the drive motor works. B. Check the spindle speed (see Section II).
5 .3
CI RCU I T B O A R D
5.3.1
R emo va l A. Remove all the connectors from the circuit board. B. Remove the two side mounting screws that connect the two regulator heat sinks to the drive's chassis (see Figure 5-3). C. Remove the screw and the retaining clip that attach the circuit board to the dirve's chassis. D. Lift the circuit board away from the drive. E. Remove the power connector by pushing down on its top. Lift its wires out, using the slot provided (see Figure 5-3).
5.3.2
Installation
A . Install the p o we r c o n nector by r e t h reading th e p o we r w i res an d p u s h ing in th e p o w e r connector from the back of the drive.
5-3
MOUNTING SCREWS CONNECTING HEAT SINKS
POWER CONNECTOR
RETAINING CLIP
SCREW
04
Qo
0
4
Figure 5-3 Circuit Board Mounting Screws B. Remount the circuit board using the two screws to the two heat sinks and the screw and nylon clip that attach the circuit board to the drive's chassis. C. Plug in all connectors, ensuring that each one is seated correctly in its proper location. 5 .3.3
Che cks
A. Verify the select and options configuration. B. Applying power, check the operation of the drive. 5 .4
CO NE AS S E M B L Y
5.4.1
R emova l A. Remove the screw that attaches the cone bracket to the cone alignment arm (see Figure 5-4). B. Unlatch the diskette lever. C. Swing the Cone Assembly up 90 degrees so that it points toward the side of the drive. D. Carefully remove the E-Ring, flat washer, and washer that holds on the cone shaft. E. Gently lift out the Cone Assembly.
5.4.2
I nst al l a t i on A. Gently insert the Cone Assembly. B. Carefully insert the E-Ring, flat washer, and wave washer that holds on the cone shaft (see
Figure 5-5). C. Swing the Cone Assembly down 90 degrees so that it points toward the bottom of the unit.
5-4
CONE BRACKET SCREW CONE ALIGNMENT ARM
E-RING A WASHER WAVE WASHER
DISKETTE LEVER
0
p
Qo CONE ASSY
Figure 5-4 Cone Assembly Key Parts
D. Latch the diskette lever. E. Insert the screw that attaches the cone bracket to the cone alignment arm(see Figure 5-5). E-RING
FLAT WASHER
WAVE WASHER
CONE BRACKET
FLAT WASHER (2)
CONE ASSEMBLY
Figure 5-5 Cone Assembly Parts 5.4.3
Chec ks A. Ensure that the Cone Assembly turns freely. B. If not, reverify that the Cone Assembly has been installed correctly. C. Insert a diskette. D. Ensure that the diskette is clamped properly by the cone. 5-5
5.5
DIS KET T E L EVER
5 .5.1
Re mov a l
A. Pry off the cover that hides the diskette lever's retaining screw (see Figure 5-6).
SHAFT
MOUNTING SCREW
COVER
DISKETTE LEVER
Figure 5-6 Diskette Lever Key Parts B. Remove the diskette lever's retaining screw. C. Carefully remove the diskette lever. 5.5.2
Inst a l l a t ion
A. Put the diskette lever on the shaft. B. Put a drop of Locktite Number 234 on the threads of the diskette lever's screw. C. Install and tighten the diskette lever's screw. D. Put the cover back on the diskette lever. 5 .5.3
C he c k s
A. Ensure that the diskette lever is perpendicular to the drive when the diskette is clamped. See Figure 5-7 for the adjustment. B. Ensure that the diskette lever is parallel to the drive when the diskette is unclampled. See Figure 5-7 for the adjustment. 5.6
BRI DG E A S S E M B LY
5.6.1
R emova l A. Remove the circuit board (see Section 5.3.1). B. Remove the diskette lever (see Section 5.5.1). C. Remove the four bridge mounting screws that attach the Bridge Assembly to the chassis
(see) Figur 5-8).
5-6
BEZEL MOUNTING SCREWS, 2
BEZEL
0
~
p
DISKE T T E LEVER
Qo
Figure 5-7 Diskette Lever Adjustment
BEZEL MOUNTNG SCREWS. 2
BRIDGE MOUNTING SCREWS 2 BOTH SIDES
0o
oo
BEZEL
0
SCREWS
0
2 BOTH SIDES
Figure 5-8 Bridge Assembly Key Parts D. Carefully pull out the two index L. E. D.'s in the Bridge Assembly. E. Carefully lift out the Bridge Assembly toward the back of the drive. The shaft must clear the
bezel. 5.6.2
Installation A. Insert the shaft into the bezel and lay the Bridge Assembly in place. B. Install and tighten the four bridge mounting screws that attach the Bridge Assembly to the
chassis. C. Install the two index L . E. D.'s into the Bridge Assembly.
D. Install the diskette lever (see Section 5.5.2). E. Install the circuit board (see Section 5.3.2). 5.6.3
Checks A. Ensure that the diskette lever clamps the cone and loads the head (see Figure 5-9).
5-7
MOUNTING SCREWS (2 EA SIDE)
BRIDGE ASSY
Q4
INDEX L.E.D.'s (2)
4 O 4
p
p
4
~D
p
I S K ETTE LEVER
Q4
0o SHAFT
Figure 5-9 Bridge Assembly Additional Key Parts 5.7
BEZEL
5.7.1
R emova l
MOUNTING SCREWS (2 EA SIDE)
A. Remove the diskette lever (see Section 5.5). B . Remove the four bezel mounting screws, two on each side, that attach the bezel to t h e
chassis (see Figure 5-10). BEZEL MOUNTING SCREWS 2
BEZEL
0+ .. 0+ P 2 P3
PI ~
DISK E T TE LEVER
Oo
Figure 5-10 Bezel and Related Parts
BEZEL MOUNTING SCREWS. 2
C. Lift off the bezel, being careful that the Activity L. E. D. comes out of its mounting with no binding.
5-8
5 .7.2
Insta l l a t io n
A. Put the bezel on the drive, ensuring that the Activity L. E. D. goes into its holder. B. Install the four bezel mounting screws that attach the bezel to the chassis. 5.7.3
C hec ks
A. Ensure that the Activity L. E. D. goes on when required. B. Ensure that the diskette lever clamps the cone and loads the head. 5.8
ACTIVITY L. E. D.
5.8.1
Removal A. Remove the bezel (see Section 5.7.1). B. Remove the brackets that hold the bundle of wires going to P11 from the chassis (see Figure 5-1 1). TIE BRACKETS 2 FAR SIDE ACTIVITY LIGHT WIRES
C o
o0
Qo
TIE BRACKET 1 NEAR SIDE
Figure 5-11 Activity L. E. D. Key Parts C. Remove the Activity L. E. D. and its wires after unplugging P11. 5.8.2
Installation A. Install the Activity L. E. D. into the bezel. B. Install the bezel. C. Attach the Activity L. E. D. wires to the chassis with brackets (see Figure 5-11). D. Plug P11 into the circuit board.
5.8.3
C hecks A. Ensure that the Activity L. E. D. does not interfere with the drive mechanisms. B. Ensure that the Activity L. E. D. goes on when required. 5-9
ACTIVITY L.E D
(INSIDE)
5.9
LOA D A R M A S S E M B LY
5.9.1
R emova l A. Remove the circuit board (see Section 5.3.1). B. Remove the mounting screw and washer that are used to attach the Load Arm Assembly to the chassis (see Figure 5-12).
0+
llfllflflIIIJIIII
0
0
po LOAD ARM
REAR
MOU NTING SCREW, WASHER, AND SPRING
Figure 5-12
Load Arm Assembly Key Parts C. Carefully slide out the Load Arm Assemblytoward the rear of the chassis. 5.9.2
I nst a l l a t ion
A. Slide the Load Arm Assembly into position from the rear of the chassis, ensuring that the load spring is sitting under the front of the mounting screw. B. Install and tighten the mounting screw that attaches the Load Arm Assembly to the chassis, ensuring that the washer is under the screw and that the head lift arm is over the Load Arm
Assembly.
C. Install the circuit board (see Section 5.3.2). 5 .9.3
Checks
A. Insert a diskette in the drive. B. Ensure that th e h ead is l o aded w he n th e d i s kette fever is activated and t hat ad equate clearance is attained for diskette insertion and ejection (see Section II). 5.10
TRAC K 0 0 S E N SOR ASSEMBLY
5.10.1 Removal A. Remove P2 from the circuit board. B. Cut the tie wraps that hold the cable harness, and remove the P2 wires (see Figure 5-13).
5-10
TRACK 00
SENSOR ASSEMBLY
MOUNTING SCREWS 2
0 .
0+ P2 P S P
I
BRACKET
Qo
0o TIE WRAPS
Figure 5-13 Track 00 Sensor Assembly Key Parts C. Remove the P2 wires from the bracket attached to the chassis. D. Remove the two mounting screws that hold down the Track 00 Sensor Assembly. E. Lift off the Track 00 Sensor Assembly. 5.10.2
Inst a l l ation
A. Using the two original mounting screws, install the Track 00 Sensor Assembly. B. Loop the P2 wires from the Track 00 Sensor Assembly through the bracket attached to the
chassis. C. Using tie wraps, cable harness the P2 wires and the other wires together. l3. Plug P2 into the circuit board. 5 .10.3
Ch ec k s
A. Adjust the Track 00 sensor (see Section II).
5 .11
W R I T E P R O T ECT SEN SO R ASS E M B L Y
5 .11.1
Re mo v a l
A. Remove P3 from the circuit board. B. Remove the two m o u nting screws that attach the Write Protect Sensor Assembly to the
chassis (see Figure 5-14). C. Cut the tie wraps that hold the wires to the cable harness, and lift out the Write Protect Sensor
Assembly.
5-1 1
MOUNTING SCREWS (2) '
$ .. $ P2 P3
PI
Oo
0o WRITE PROTECT SENSOR ASSY.
Figure 5-14 Write Protect Sensor Assembly Key Parts 5.11.2
Ins t a l l ation
A. Using the two original mounting screws, attach the Write Protect Sensor Assembly to the chassis. B. Plug P3 into the circuit board. C. Tie wrap the Write Protect wires to the cable harness. 5.11.3
C heck s
A. Verify operation of the Write Protect Sensor Assembly. 5.1 2
D OOR SW ITCH ASSE M B L Y
5 .12.1
Re m o v a l
A. Remove P14 from the circuit board. B. Remove the mounting screw from the door switch bracket (see Figure 5-15). C. Cut the tie wraps leading to P14. D. Lift out the Door Switch Assembly. 5.12.2
I ns t a l l ation
A. Mount the Door Switch Assembly to the bridge, using the original mounting screw. B. Plug P14 into the circuit board. 5 .12.3
Chec k s
A. Ensure that the door switch operates properly.
5-1 2
5.13
I NDEX S E N SO R ASSEMBLY
MOUNTING SCREW
P14
p
8 • ~ 0+ PZ P 3 P
I
QO
0o DOOR SWITCH ASSEMBLY
Figure 5-15 Door Switch Assembly Key Parts 5 .13.1
Re mo v a l
A. Remove the circuit board (see Section 5.3.1). B. Gently remove the two index L. E. D. 's from the Bridge Assembly (see Figure 5-16). P1
UPPER INDEX SENSORS
0+ ., S P2 P 3 P
I
QO
C0
TIE WRAPS
Figure 5-16 Index Sensor Assembly Key Parts, Top View C. Turn the drive over and remove the mounting screw from the Index Sensor Assembly (see Figure 5-17). D. Remove the two brackets that attach the Index Sensor Assembly's wires to the chassis(see Figure 5-16).
5-1 3
E. Cut the tie wraps along the cable harness (see Figure 5-16). F. Lift out the Index Sensor Assembly (P1). TIE BRACKETS, 2 FAR SIDE
TIE BRACKET, I NEAR SIDE
0 0
0
0
0
0
LOWER INDEX SENSOR ASSEMBLY
(60I
MOUNTING SCREW
Q Atolli 0
Figure 5-21 Stepper Band Additional Key Parts 5.17
STEPP E R M O TOR ASSEMBLY
5 .17.1
Re m o v a l
It is suggested that the drive be returned to an authorized Tandon repair center when removing the Stepper Motor Assembly. A. Remove the circuit board (see Section 5.3.1). B. Remove the stepper band (see Section 5.16.1). C. Remove the three mounting screws that attach the Stepper Motor Assembly to the chassis (see Figure 5-2 2). D. Remove plug connectors P4 and P5 from the circuit board. E. Cut the tie wraps that connect the stepper motor wires to the load resistors. F. Lift out the Stepper Motor Assembly. Note Be careful not to damage the stepper band. 5.17.2
I ns t a l l ation
A. Place the Stepper Motor Assembly into the drive's chassis. B. Using the original three mounting screws, attach the Stepper Motor Assembly to the chassis.
5-1 8
STEPPER MOTOR ASSEMBLY
MOUNTING SCREWS, 3 PLACES
p+ o
QO
Q
pb
•
~
0
'
0
•
0
.ig
~o
0
o 0
0
Qo
Figure 5-22 Stepper Motor Assembly Key Parts C. Replace the stepper band (see Section 5.16.2). D. Replace the circuit board (see Section 5.3.2). 5.17.3
C heck s
A. Align the C. E. lobes on the drive (see Section II).
5.18
HEA D C A R R IAGE ASSEMBLY
5 .18.1
Re mo v a l
It is suggested that the drive be returned to an authorized Tandon repair center when removing the Head Carriage Assembly. A. Remove the Stepper Motor Assembly (see Section 5.17.1). B. Remove plug connectors P8 and P9 from the circuit board. C. Cut the tie wraps that hold the head cables to the chassis. D. Remove the clip that holds the head cables to the head cable flexure bracket. E. Remove the four mounting screws that attach the carriage shaft to the chassis (see Figure 5-
23).
5-19
0
0
0 0 OO
0o
Qo
MOUNTING SCREWS 4 PLACES
Figure 5-23 Head Carriage Removal F. Lift out the Head Carriage Assembly. 5.18.2
I ns t a l l ation
A. Install the carriage shaft in the carriage. B. Using the four original mounting screws, attach the carriage shaft to the chassis. C. Install the Stepper Motor Assembly (see Section 5.17.2). Note Take care not to damage the Arm Spring Assembly. D. Plug connectors P8 and P9 into the circuit board. E. Cable harness the Head Carriage Assembly's wires to the main wire bu ndle. 5 .18.3
Ch ec k s
A. Check the azimuth (see Section II). B. Check the Cats Eye alignment (see Section II). C. Check the index alignment (see Section II).
5-20
APPENDIX I P RINTED CIRCUIT BOAR D S CH E M A T ICS AND AS S E M B L Y D R A W I N G S
3 +sv
+Sv
150
ISO
D SI
+5v
IO K Rh
Rs
R4
R EVISI O N S
+5 v
2IF
P
Oooz 23
4
52
g
034
5
+SY
R15
I
DOI
C7
033 45
B PRDO. RELEA5F EAR 4OOOZ IVIED PE 0 ' I 0 0 5 'C CHANGED PER E.O.40096
ZTK
I C24
UXrlC
BTPENI +
LSO4.
Ds'3 DS4
SE.LECTION
DESCRIPTION
e HL i S II
12
OEEDY+ 9
!
03 QZ
LSOO
Co
01
4
4.7~f'
II
3
r-
PTC
ZC
12
V17 12.3 I
I A
+24 V~
q4 034
R9Co
H
tsv
y A r I3
+SV
14
13 3
I
US
13
03', 2 Q4
I IO
'I
lio -
2
LSII
IS
2 L304
:. XUS
R «~
Uli«
o
9
0
RERDO 5 5
OQ
I
Tl
I
I
I
3OLFJJOIO
I II I
I
I
I
2 u34
297
TP13
TS4COZ,
I
II
+Z4 ~
V5
ii
12.
I
TAT I
IEDFFHEAD IDAO I S
I
IOO
EII
I I I
I HERD LOAD OPTION
I
I
R96
I I I
L J PIO
I 4
L302
ljlL
,
I I
125
Dill 150
-
N Wrr
. 4DI 4
Z ZI
CLR.
I
DIR +
SIDE 4
13
LSOO
ID L304
LSIa
B
015
CHANGED PEk'
I
Q 025 Fo
HLD F F -
IEAD IDAD/ (IEVERlocKIATDD
IK
LSOO
3 ISOZ 2 0 Co
I II
27
vis
I
I
2 754SFZ.
I I
I
I
L—J
PIZ
HEAD LCAD SOLENOID DRIVER
RI42. '•
INDEX i ~~
l
—
I
t sv
RB9
t5V
4
RT I 330
3
D
CIIO
ZTF.IK IV«
~
PRg) sy+
10F I
l
NDEx Eg~ i
IK.
7
B
RDI IK,
4
05
A
c3
13
lrl CLR I 74
+5V
I
LEO
C
220 MD
iz U4 OC
OPEN-
S PR4 N . C .
IN 1FFt
UIT
9
+sv
12.
04
iO
ZS
4:T Eo
+5
TPI I
IJASOJ9
I NDEX I SEI430EI I
I
4
5
RPZ
(SIT 5 MTIBOFI +
DZTR
032 12
I 020
I
5 1300
I I
I
V PD
ZZIC RPZ
I
I
lb
9
VM II
I
~
+NV
10
RP4 47IL
IZ
TPI2
9 IO VM L500
Q
02TF
C
RPS INDEX BEXLeR L- J
5
Qb
Pl
032. 7+
iz
~
13
(Xn
PZK RPS
DSI RE A DY
4 IEEADT t
IHIFF+ NiFF- fklol
I READT-
CLR
4
7474
POR, + 0 4 470 K RPS
+5 RIA 47 V«
t5
4
V3 DRECIY S
ISY
P.R. (A)
ts
I
5
ae
7 13 47OIC
RPD
l.7
DRSEL.t DER
025
LSOO
I
DS 2 INDE'
O(R
4 020
I
I
+5V
11 123
T4
4
LM Z
13
7474
L302
ur
IO
4
I
REFEREMCF- DESKxNATIOALI LAST USED
LOJOZ
Ij4I LS GLZI CRS I
13
I IREPDY-
CI I 2
RI43
RR
APPLICASLE PC.SbbR9 RB/. tEVEL 2IOO40-000 REV.O4'PUCASLEASSY REV LJVFL ZI0 0 9 4- NOITLV.G-J
8 ALL CAPACITORS ARF IN BAICROFARAD5 5OV.
7. ALL MXKTOR5 ARF MrICRQt%NRY'5 ~ I0%. C. ALL RESISI0Ro ARF %4 OHIO '/g IIIF+ 6%. 5 . o o - -%RAP OPTION.
« oo •
oo «
P mmmm uXA~ II4 mme uw.
o o•
««oooo « oo oo o o« A~ or ~ oo «o o * \ o « «
D lo«NSKO« TRNOOWQR
III —RE'SISTOR LDCATG) IN RESISIOIZ PACK Rp I .
sor «Ol
SON «OOS
Z. CO- — CN PI J UMLLEP QAKKINSE bPEClFIED. I. -d o--STRAPPRE EXCis,CN CWCOU' MNZU.
IN I N D N S FOOSAAR
«vl
mo« orL Rrm rswRRT
AFFNOr .OIO
FIRST rrSS
APPLICATION
7
oK
I-1
3
M ODF.L 54 5 D l5K.ETTF DR l VE
ELECTRONICS.
SHISH:
8 l0092-00 Nmr I m FRFT naa mr.
3 R EVIS I O N S
DESCRIPTION
SEIZ. SH l
+ 12V
+IZV RBG 1.54 K.
RS4 47 K
I Vo
+5V
RSB 7/ob /SS
R IOB 7/ob
R55 Z. 2 Ko
RG0 Z.2K.
+5V
AVR /
8 9
10
ISC3
0 UZO
12
RIRT DATA SB
OGF II
Q
4
74
Q CLR
ZIV4124 Gl/5
10
ZN4/24 Q/7
OCo
IS
R51
R52 953 I to
R4b 3.9K CR l7
~
PROT-
2N4124 C3AB
WP
RSO
2/VoF/24 Q/2
uEAO C(MME(OIF'
+ SV
~
NP
CR1B
4 5
7
CR 19
IA/RITF.-
LHA
Q14
CR20
UJR I
CRZ4
IZD I
CR25
Zl
10
I - I" .
I
150
I
A'EAD/I/7/7/TE I//I
CR22
R)ILT GIXTE.
I I
4LB14
15
RDZ
RBI
pm
+ IZV
wl (
24
I
ERASE i /I
CIZZI
CRKO
ro
u /I I I
I
CT g R47 3.9KI
I'50
2 NICHE. CUVJEMT P SWI7CII
S F//E CC7 GS
I
ZSS4124
74LSI4
I
R49 IK
LONER HEAD
J
W IZITE E L E . C T R .O& I C G
UPPER HEFIID
CIZ29
I
CRSO
+5V C 50
o /P
R77
G7O Z K
rx
I b /EZK / ss
c5/ G//if
/NT l//R7 br/SV IF
I
6
I
Q
123 55O
Z
USO ~
12,
Sl 754 C 2
a a CLE. 3
SI < I I I
I I
I
CRZB
~
/ /Z/R/7E /
I
I
(
Cv I
14 IS
C
10
CRZ7
!
I
1NT IURT BUSY-
R79
! pRp,>F-
I
5
I
ERASE /
I
I
s/r/Ecn 1
READ/NJC'TE HFAD A55Y
RR(C)
I
R7<'o P.R.(C) IK.
ERASE ELECTRQAl/CS M
*
CM \
0
SIGNATURES
- LUIL / E Oi OXOOS
OIIOIOOOI lOUOIOOOk
JCX o OUX O
I.
IE -
• NOX AU. ~ A/FOOL .Olo
'RMI3TOR. LOCATF D M RE'b(5TOR PACK. RP ( FIRST USE
APPLICATION
I-2
3
FINISH:
IOOOOAR
O In
J'
TITLE
yoDEL Me D/SkCTTE ORIVE ELECTRCWIC'S
~
SIZE
Z1009Z-QQO ~ O O O UFF re
OOO
2
3 R EVISI O N S D ESCRIPT I O N
E
r
M.IF $8 '\
412Y
I
RPJ5 10 EZ
+IZ.V 19 T P4
+12 V
I
10 I 14 U2
C I5
R29 IK I'k
R9
C2&
CL5
IS Y
R6'
U7 592
R22
II
Cld
500SL
15 K. R25 I k
CI&
AT f LZ.
R.I67
R26 IK
950R'
IK ITo
CRI4
IZOZ
I K.
RI0 I.ZK.
IK I'/o
CR15
ZOF
R27 12
CFOG
• IM
RZIo
7
592
'IK I%
+12.V
T D C.
IK R.i I
R7 IK
C ICI
12
DI+
047~ f
+ C21
IK
4.74 $
CLOD lyaf
TP '5
C I IO
+I 2Y 912V
R56 3A83 K I SS
IURITE -
R57 3 63 K . I'/
'R59 6 .2 IC I
R FA O
F LE C7SONICS
io
ii
P B'V
+5YZ. (SEI 4)
PFAO DEl EC'7/EN/ + IZV + 1 2V
II
CRIB
025
12
RT o Z.
ZK14 125
750
Q IFo
9
RCo4 750
lb
C41 OOI
RCo5 IK
C50
220~ ZLKU25 Q16
ZM4125 Q19
47 0
5 ./oK /
CTZI
6.2K. RBZ.
R105 750
5 FAD. UO 7
95 I/
/o
C35
R. IFo
229o/ Io
6&
911 '1,4
LIQ
II
10
SL09K Iro C34 /ODFV
7
C 6 Ul i
990
CT I
I
229
AIZY
I 13
4 70
Broorl SEC
C52
Q CLR II
0 10
14
9 I5 CR
221
RKKo
12
6
LIIO
7o3
/o
I oo 1 2
CX'o
RFo7
750
9 36
Q
R10 7
REIXD DATA
ip U29
UI I 22I A
6.2K 51DR I-
515 6
C LR.
RRtAI
TA/r @acr BT/srLPZ'SEI P
SIGNATURES
Taan an COROORATXW
W WCIRS XX R ÃIX R
~
AMXAAA A I/1
TITLE
macle d48 ~seH7F O RIVF EL.ECO N ! / C B
ALL RW O n w R W
AFFAOX AIIO
NEXT ASSY
FIRST USE
APPLICATION
FINISH:
2 /O N Z
m
so
3 R EVIS I O N S
D ESCRIPT I O N
1 II
DIR+
lo
4 8&
EO HX
l2
I/9
D
+24V
R37 4 .7 K 57PEIEI+
P.R.(AI
+24V
Q
C
4 75472 TYP 4PI.
Q CLR
P4
C .RZ. A > R
7 040
V21
T4IO UI4
Ib
2
IS VLM 2074 8 (TTP4PL|PAIS4,5,I2J3 EAO
IM4003 Tgp4pl„
+5V P
Z
+5V
I U40
I I
I
I
2I I
IE 2
+5V SET
P5
8
/I
7 U39
3 V2I
I
4
I
+24V
CLR
CR7
8
2
CITES
R4 I
CR8
L
IO
1PIO
IEENEOIL ~
I J
I
RP5
I
I
It
2.
I 22K, RP2
~
liOEITE
EERIEST
RBI
d
+ v
I
SS/2V
2
C
4
CR'I
D/c poNER C&mCTOa I
VPD 5 22K
RPZ
I
ALL 6DO • PINS Okl ' • Sl&MSEIL e
5
(o
47OK RP3
O .I F o v
aeuNTINI PAD
0 . I/ s f
F/ZV/ SHS i
PF ,
I3
I
caP
4 .7TEP
CIIA5515
C Ill
I t55+ — ++
5 RP4 4.7K U32
UXslC . GROUND
II/RITE
88
aOI P
4.7/I P
LI
I
I
CCAAKCTOR
C2
R2
WRPRO T-
RP2 ' ZEK
\
RI
+5V
PROTECT
T SI2.
IDQ
IE AV
L.E.O.
I IOEITE'E
I
r
2 RP3 47OK
vsv
38
I
LV
150
's
42, 7/ORE Pig
I
U52
DR5EL+ 5
I
I0
47K.
TP7 I
VIA
ICI
RP4
I
P>
LII4
QRSEL+
I YPD 2
Cuz EL 20 IU
7
4
II
I
CoR & 2O I4
3
/ U39
LMI539 I
I I
I
I
+5V
+5Y
///I I / O/II/&2
CR9
P.RSA)
TP8
U9
IIEECE QI
STEP /III OTOIZ
~/
+24 V
2 8C O
12.
S TEP A/Ir/TOIB
I I
+24 Y
3
4
/2 LSI4
I..~.D
~
I///A/0/A/& /
CRC IM 4005(TTP 4 PL/
R40
CR5
4
14
424V
'
SsRPI 4 I50
RSS
8
SET
C5 4.7~F 50 V ZPL
r/
>R>CK @
—,5d V
NR.ETF„PROTECT I CS EMSOR.
C'a,9, ZZ ZZ ZS ZS,' SI ~
/I, QP~~~,> Wi ia,i4'ID
RESIBTi3P ICk RHEO I/II SAVIE~ S I S T QIE! I A CK
GAS CCP5I 7C
O./I/I (Tr/SZ/FL'/
ISZ4V
I
mF Cnmw~es
REF. ON( Y
CLW/I/EiCSP PAD S
~ an
an CORPORATION
UNLESS OTIEWVISE SFECIFIEO
/SII 5 )
asavsavi Ra w wa as IXlkNKCk
FemcR. »
Joca Soa a
FwaAAE R I/1
TITLE
bfQK l 84z d Oe e < 7FF DR/bF Flu CPRONICS
~ FEL S RNP ~ ISIFNOS SOO
FIRST IISE
APP LCAT I ION
3
FINISH:
2/009 - DUO Doz
R EVISIO N S D ESCRIPT I O N
!I2Y 2.
SPINDLE SPEED ADJUSTMENT
L5
+ R133 5K.
(SH 4)
O.4u f
ZD K.
C54
+
+12V 2
!12 Vl
lOOK R.127
C59
RI23
Rl Z5 47K
P' 7"
+
0.02Z/ff
D
C55
cW
IP~f LIDSI
N15/970*
— CS3
0.022~f
SPEED CGPLI7ROt
(SIP PACK/ 12V
MSEL!
E
5
R 1.43
+5Y
150
14 I 0 K.
RIOI
RIO9
+5V
7
+ Rl I Co
> I5LJJ NN MO t L>IL R.uA 3 LEF NI EILI HI
27OQ
(
+5V
D15KFTTE LOADED
I
I
I
12
! 5V
w.
04. IJ I Co
+12V 2. +12V2
R.its
47K.
O. l~
V33 +5
2124 gl
15K.
LM2901
Rl 17 4.714
220
R 123 IOO K
+12
R92
)
4
I 71
R122 4.7 K.
I
0PEW — t,gK Z
I
tOOK
MTROhI+ 5H Ig
RIIS 4.7K
TH4 47K
14001(TYP>
3 U3$ IZ
U37
I
740(o 12 ID
N4 O
U35
DLDDD~
ETCH
0 I~ So
C57
T IP I I O
(4 PL/
II
C47 CLGO~F'
s U3T
R99 150
+12V Z.
I I
> I RED
10
I
P.OOl~f
(o
12 II 13 V37
+ 035
I
I I
Rl'IZ. 4.7K.
sl
>I5RKI
L
O.OP~If
I fat
R113 4.7K
0121
RIZ9
IID 2
TIP 418 (OM HEAT5INK
Q I FLF
)
U:7 'I
—
I
4.7K.
C49
M2901
21214125
MC I
MC 3
I
f VOTRECOLORS REER ( IQ MQIOR NIZMb.
I
C4ED
+5V
MOTOR
I
Rl 'll
I0
MSEL 9
I
I
DSN
(SH I)
> I c RN
'OI >IORC,
2 14 I U37
R130 I K.
> I LUHI
I
C4to
R I IP 4.7 K.
I
Itl
+12 ~DR 5E,L,-
> I crRY
Z2P
IOK
csc
I > IPUR I RI20 41
LM2901
+12VZ
R7 2
IK
35
I V35 +
+5V
R73
ReO
I
U25
5 5WITCFI DPEN DL
I
!12V2 4.7 K RIZ.1
7
2
w
14077
555
DIP'
R.132
/P
I
0.047/ff
+
IN I
C 2
R(oZF
PI4
l
5
F /'
o
BSJSHLESS OC ~
E IV I OTQR COMIT'RQLJ
an IDRSSS DTINSTSIISE SFSCIFNS DIDNNSKe I IN INONS
XX N XXX N
hNSSSFN N I/l
v' ~ ALL ~ foFNFR . ID
NEXT ASST
FIRST VSE
APPLICATION
7
1-5
3
FXDL NSNIfIFPISFosso fLg3
on
MODEL548 BSKETTF DRlVF ELFCTRCMlCS
~
FINISH:
O
2 lg0 9 2 00 0 so wr srALE INDE
oz
100000
Cl
5!9096-000 RBV (
,7 - ~ rr~~
Pl
2 $~ !5« r
P P
e, I• '
O
.
O
!d
O
55
,'
',! ',
;I gj ,! 4
I 1»,
,.pj
,.„"-'"'